Skip to main content
. 2016 Jul 4;2:16025. doi: 10.1038/micronano.2016.25

Figure 2.

Figure 2

(ac) Process flow to fabricate Chip 1 on SOI wafer. (de) Process flow to fabricate chip 2 on silicon wafer. (f) Flip-chip bonding to align and bond the two chips. (g and h) Microscopic images of the SRRs on Chip 1 and Chip 2, respectively. The capacitive gaps are 16 μm in Chip 1 and 2 μm in Chip 2. (i) Picture of the bonded device.