Skip to main content
. 2019 Apr 30;10(5):293. doi: 10.3390/mi10050293

Figure 2.

Figure 2

A schematic drawing of MOSFET downscaling [23].