Skip to main content
. 2019 Aug 1;19(15):3385. doi: 10.3390/s19153385

Figure 5.

Figure 5

(a) Sketch of the delay line proposed by Chamarti et al.; (b) binary code generation by the superposition of delayed lines; (c) simulated input and output signals. Figure extracted from [24].