Skip to main content
. 2019 Oct 10;10(10):681. doi: 10.3390/mi10100681

Figure 6.

Figure 6

Hardware architecture of SSVEP BCI algorithm in FPGA.