Skip to main content
. 2020 Jan 21;11:406. doi: 10.1038/s41467-019-14249-0

Fig. 1. Scalable photonic integrated FPDA signal processor.

Fig. 1

a Schematic layout of the proposed FPDA signal processor. b Zoom-in view of a singe mesh cell. c Cross-sectional view of the planar structure of two disks along the white dash line in b. d Chip prototype of an 8 × 8 FPDA signal processor. e Zoom-in view of a single mesh cell. f Image of the chip characterization set-up.