Skip to main content
. 2020 Feb 12;10:2437. doi: 10.1038/s41598-020-59181-2

Figure 2.

Figure 2

Schematic of the proposed NanoThermoMechanical (a) AND and (b) OR logic gates.