Skip to main content
. 2020 Feb 12;10:2437. doi: 10.1038/s41598-020-59181-2

Figure 4.

Figure 4

SEM images of the micro-structured thermal logic AND gate including: (a) the reducing and (b) the amplification mechanism.