Skip to main content
. 2020 Feb 12;10:2437. doi: 10.1038/s41598-020-59181-2

Figure 5.

Figure 5

SEM images of the micro-structured thermal logic OR gate including two inputs (chevron beams) and output (fixed terminals).