Skip to main content
. 2020 Feb 17;20(4):1086. doi: 10.3390/s20041086

Figure 3.

Figure 3

(a) The layout diagram of the memory select circuit for each pixel and memory unit row, (b) The circuit schematic diagram of the memory select circuit for 184 analog memories.