Skip to main content
. 2020 Apr 22;15:90. doi: 10.1186/s11671-020-03299-9

Fig. 14.

Fig. 14

Schematic illustration of multiple resistance states in RRAM cell obtained by varying reset voltage ‘V reset’ [98]