

NANO REVIEW

Open Access



Resistive Random Access Memory (RRAM): an Overview of Materials, Switching Mechanism, Performance, Multilevel Cell (mlc) Storage, Modeling, and Applications

Furqan Zahoor^{1†}, Tun Zainal Azni Zulkifli^{2*†} and Farooq Ahmad Khanday^{3†}

Abstract

In this manuscript, recent progress in the area of resistive random access memory (RRAM) technology which is considered one of the most standout emerging memory technologies owing to its high speed, low cost, enhanced storage density, potential applications in various fields, and excellent scalability is comprehensively reviewed. First, a brief overview of the field of emerging memory technologies is provided. The material properties, resistance switching mechanism, and electrical characteristics of RRAM are discussed. Also, various issues such as endurance, retention, uniformity, and the effect of operating temperature and random telegraph noise (RTN) are elaborated. A discussion on multilevel cell (MLC) storage capability of RRAM, which is attractive for achieving increased storage density and low cost is presented. Different operation schemes to achieve reliable MLC operation along with their physical mechanisms have been provided. In addition, an elaborate description of switching methodologies and current voltage relationships for various popular RRAM models is covered in this work. The prospective applications of RRAM to various fields such as security, neuromorphic computing, and non-volatile logic systems are addressed briefly. The present review article concludes with the discussion on the challenges and future prospects of the RRAM.

Keywords: Emerging memory, Multilevel cell (MLC), Non-volatile storage, Oxygen vacancies, Resistive random access memory (RRAM), Resistance switching

Introduction

Random access memory referred to as RAM can either be volatile or non-volatile. A volatile memory loses its previous stored data on removing the power supply as is the case for dynamic random-access memory (DRAM) and static random-access memory (SRAM). For non-volatile memory, the contents that were stored previously will continue to be retained even after the removal of the supply. Flash memory is a typical example of non-volatile memory. Memory technologies combine the advantages

and disadvantages to achieve higher performance, e.g. DRAMs employed in a computer system has high capacity and density, but they are volatile, meaning there is a need to refresh every few milliseconds. Due to this refreshing, the energy consumption of the device increases which is not desirable. SRAM, on the other hand, is fast but it is also volatile just like the DRAM; in addition, SRAM cells are of larger size which hinders its implementation on a large scale. Flash memory, which essentially consists of a metal-oxide-semiconductor field-effect-transistor (MOS-FET) in addition to a floating gate in each memory cell, is currently being used extensively particularly for the embedded applications owing to its low cost and high density. Depending upon how memory cells are organized, Flash memory is classified as NOR Flash and NAND Flash

*Correspondence: zainal.zulkifli@utp.edu.my

[†]Furqan Zahoor, Tun Zainal Azni Zulkifli and Farooq Ahmad Khanday contributed equally to this work.

²Department of Electrical and Electronics Engineering, Universiti Teknologi Petronas, Seri Iskandar, 32610 Perak, Malaysia

Full list of author information is available at the end of the article

[1]. In NOR Flash, cells are read and programmed individually as they are connected in parallel to bit lines. This resembles the parallel connection of transistors in a CMOS NOR gate architecture. For the case of NAND Flash, the architecture resembles that of a CMOS NAND gate as the cells are connected in series to the bit lines. It must be noted that less space is consumed by the series connection as compared to the parallel one which results in a reduced cost of NAND Flash. However, both types of Flash memories suffer from several disadvantages such as low operation speed (write/erase time: 1 ms/0.1 ms), limited endurance (10^6 write/erase cycles), and high write voltage (> 10 V) [2].

The memory technologies mentioned above, i.e. DRAM, SRAM, and Flash, are charge storage-based memories. DRAM stores the information in the form of charge at the capacitor, and SRAM is based on the storage of charge at the nodes of the cross-coupled inverters, whereas the Flash memory technology uses the floating gate of the transistor to store the charge. All these existing charge storage-based memory technologies are currently facing challenges to scale down to 10 nm node or beyond. This is attributed to the loss of stored charge at nanoscale, which results in the degradation of the performance, reliability, and noise margin. In addition, requirements of large refresh dynamic power for DRAM and leakage power for both SRAM and DRAM pose serious challenges for the design of future memory hierarchy.

Therefore, a new class of memories usually referred to as emerging memory technologies are currently undergoing development and are being actively researched primarily in the industry with the aim to revolutionize the existing memory hierarchy [3]. These emerging memory technologies aim to integrate the switching speed of SRAM, storage density comparable to that of DRAM, and the non-volatility of Flash memory, thus become very attractive alternatives for future memory hierarchy.

To classify a memory device as an ideal one, it should have the following characteristics: low operating voltage (< 1 V), long cycling endurance ($> 10^{17}$ cycles), enhanced data retention time (> 10 years), low energy consumption (fJ/bit), and superior scalability (< 10 nm) [4]. However, no single memory to date that satisfies these ideal characteristics. Various emerging memory technologies are actively being investigated to meet a part of these ideal memory characteristics. These memory technologies that depend upon the change of resistance rather than charge to store the information are as follows: (i) phase change memory (PCM), (ii) spin-transfer torque magnetoresistive random access memory (STT-MRAM), and (iii) resistive random access memory (RRAM). In phase change memory, the switching medium consists of a chalcogenide material (commonly $\text{Ge}_2\text{-Sb}_2\text{-Te}_5$, GST) [5–7]. PCM relies on the difference in resistance between the crystalline

phase and amorphous phase for efficient data storage capability. The crystalline phase denotes the low resistance state (LRS) or ON state of the device whereas the amorphous phase denotes the high resistance state (HRS) or OFF state. The SET operation corresponds to LRS generally referred to storing logic value ‘1’, whereas the RESET operation correspond to HRS storing logic value ‘0’ in the device. For SET operation, PCM is heated above its crystallization temperature on the application of voltage pulse, while for RESET operation, a larger electrical current is passed through the cell and then abruptly cut-off so as to melt and then quench the material in order to achieve the amorphous state.

In spin-transfer torque magnetoresistive random access memory, the storage capability is due to the magnetic tunneling junction (MTJ) [8–10], which consists of two ferromagnetic layers and a tunneling dielectric sandwiched between them. The magnetic direction of the reference layer is fixed, while the application of external electromagnetic field can change the magnetic direction of the free ferromagnetic layer. If the reference layer and the free layer have the same direction of magnetization, the MTJ is referred to be in the LRS. For MTJ, to be in the HRS, the direction of the magnetization of two ferromagnetic layers is anti-parallel. RRAM consists of an insulating layer (I) sandwiched between the two metal (M) electrodes [11, 12]. RRAM relies on the formation and the rupture of conductive filaments corresponding to LRS and HRS, respectively, in the insulator between two electrodes [13–15].

A detailed comparison of existing and emerging memory technologies is shown in Table 1. As is evident from the table, STT-MRAM and PCM have advantages of a smaller area compared to that of SRAM. While STT-MRAM offers fast write/read speed, long endurance, and low programming voltage, on the other hand, PCM has a disadvantage of extensive write latency. RRAM has a lower programming voltage and faster write/read speed compared to Flash and is seen as potential replacement of Flash memory. Among all the emerging memory technology candidates, RRAM has significant advantages such as easy fabrication, simple metal-insulator-metal (MIM) structure, excellent scalability, nanosecond speed, long data retention, and compatibility with the current CMOS technology, thus offering a competitive solution to future digital memory [16]. The most significant advantages of RRAM are depicted in Fig. 1.

In this work, recent progress and a detailed overview of RRAM technology are presented. A review of switching materials together with the classification of switching modes and details of the switching mechanism is discussed in the “Resistive random access memory (RRAM)” section. The “Performance metrics of resistive random access memory (RRAM)” section highlights

Table 1 Comparison of emerging memory technologies

Memory technology	SRAM	DRAM	NAND Flash	NOR Flash	PCM	STT-MRAM	RRAM
Cell area	$> 100F^2$	$6F^2$	$< 4F^2(3D)$	$10F^2$	$4-20F^2$	$6-20F^2$	$< 4F^2(3D)$
Cell element	6T	1T1C	1T	1T	1T(D)1R	1(2)T1R	1T(D)1R
Voltage	$< 1\text{ V}$	$< 1\text{ V}$	$< 10\text{ V}$	$< 10\text{ V}$	$< 3\text{ V}$	$< 2\text{ V}$	$< 3\text{ V}$
Read time	$\sim 1\text{ ns}$	$\sim 10\text{ ns}$	$\sim 10\ \mu\text{s}$	$\sim 50\text{ ns}$	$< 10\text{ ns}$	$< 10\text{ ns}$	$< 10\text{ ns}$
Write time	$\sim 1\text{ ns}$	$\sim 10\text{ ns}$	$100\ \mu\text{s}-1\text{ ms}$	$10\ \mu\text{s}-1\text{ ms}$	$\sim 50\text{ ns}$	$< 5\text{ ns}$	$< 10\text{ ns}$
Write energy (J/bit)	$\sim \text{fJ}$	$\sim 10\text{ fJ}$	$\sim 10\text{ fJ}$	100 pJ	$\sim 10\text{ pJ}$	$\sim 0.1\text{ pJ}$	$\sim 0.1\text{ pJ}$
Retention	N/A	$\sim 64\text{ ms}$	$> 10\text{ y}$	$> 10\text{ y}$	$> 10\text{ y}$	$> 10\text{ y}$	$> 10\text{ y}$
Endurance	$> 10^{16}$	$> 10^{16}$	$> 10^4$	$> 10^5$	$> 10^9$	$> 10^{15}$	$\sim 10^6-10^{12}$
Multibit capacity	No	No	Yes	Yes	Yes	Yes	Yes
Non-volatility	No	No	Yes	Yes	Yes	Yes	Yes
Scalability	Yes	Yes	Yes	Yes	Yes	Yes	Yes

F: Feature size of lithography


various performance metrics of RRAM. Multilevel cell (MLC) characteristics of RRAM along with various MLC operation schemes and their physical mechanisms are analyzed in the “[Multilevel resistive random access memory \(RRAM\)](#)” section. A detailed discussion on modeling of RRAM device is presented in “[Modeling of RRAM Devices](#)” section. In “[Applications of RRAM](#)” section various applications of RRAM are discussed. Finally, challenges and future outlook of RRAM is presented in “[Challenges and Future Outlook](#)” section. The category wise distribution of papers consulted in the preparation of this review manuscript are presented in Fig. 2.

Resistive Random Access Memory (RRAM)

Resistance Switching Materials

It has been observed that in some insulators, the change of resistance occurs under the application of the applied electric field. This property of change of resistance

has recently been investigated for developing future non-volatile memories [17]. The resistance switching phenomenon has been observed in a variety of oxides, but binary metal oxides have been extensively studied as a preferred switching material for future non-volatile memory applications primarily due to their compatibility with the CMOS BEOL processing. Various metal-oxide-based materials exhibiting the non-volatile resistance switching such as hafnium oxide (HfO_x) [18–23], titanium oxide (TiO_x) [24–31], tantalum oxide (TaO_x) [32–36], nickel oxide (NiO) [37–40], zinc oxide (ZnO) [41–46], zinc titanate (Zn_2TiO_4) [47], manganese oxide (MnO_x) [48, 49], magnesium oxide (MgO) [50], aluminum oxide (AlO_x) [51–53], and zirconium dioxide (ZrO_2) [54–58] have drawn the most attention and have been studied extensively during the past several years. These metal oxides are deposited usually by pulse laser deposition (PLD), atomic layer deposition (ALD), and reactive sput-

**Fig. 1** Advantages of RRAM




Fig. 2 Category wise distribution of papers consulted for preparation of review on RRAM

tering. However, ALD is a widely preferred method owing to its ability to precisely control the thickness and uniformity of the thin film [59].

In conventional electronic devices, the choice of electrode material is important as they act as transport paths for the carriers. For RRAM, the choice of electrode material greatly affects the switching behavior of the device. For example, in copper/poly(3-hexylthiophene): [6,6]-phenyl-C61-butyric acid methyl ester/indium-tin oxide (Cu/P3HT: PCBM/ITO) structure, a stable resistive switching behavior was observed; however, it disappeared after the Cu electrode was replaced with Pt electrode [60]. A wide variety of materials have been utilized as electrodes for RRAM. The electrode materials can be grouped into five categories on the basis of their composition, including elementary substance electrodes, silicon-based electrodes, alloy electrodes, oxide electrodes, and nitrite-based electrodes. The most abundant and the commonly used electrodes are elementary substance electrodes which include Al [51], Ti[49], Cu[30], graphene [61], carbon nanotubes [62], Ag [41], W [36], and Pt [44]. For silicon-based electrodes, p-type Si and n-type Si [63] are the only types of electrodes used. Alloy electrodes usually stabilize the resistive switching behavior and mainly include Cu-Ti [64], Cu-Te[65], and Pt-Al [66]. The most common nitride-based electrodes are the TiN and TaN [67, 68]. The oxide-based electrodes are relatively abundant, including Al-doped ZnO [69], Ga-doped ZnO [70], and ITO [71].

The list of metal oxide materials that have been used recently in the fabrication of the RRAM device along with various combinations of materials used for the top

electrode and bottom electrode are shown in Table 2. A detailed comparison of the various parameters is also presented. From the wide variety of materials used, one can predict that the non-volatile resistance switching is widely observed in various types of oxides. The material choice for the fabrication of RRAM gives it an edge as metal oxide metal (MOM) structures can be easily fabricated by making use of oxides currently used in the semiconductor technology. The bottom electrode material in RRAM usually is platinum, which is a bit hard to etch. For single device structure, RRAM can share the same bottom electrode whereas, for the crossbar architecture, the separate bottom electrodes are used for each device. They can be obtained by physical vapor deposition and lift-off successively. The top electrode and the resistive switching layer are deposited either using atomic layer deposition (ALD) or physical vapor deposition (PVD).

Resistance Switching Modes

A resistive random access memory (RRAM) consists of a resistive switching memory cell having a metal-insulator-metal structure generally referred to as MIM structure. The structure comprises of an insulating layer (I) sandwiched between the two metal (M) electrodes. The schematic and the cross-sectional view of a RRAM cell is shown in Fig. 3a and b, respectively.

The application of the external voltage pulse across the RRAM cell enables a transition of the device from a high resistance state (HRS), or OFF state generally referred as logic value '0' to a low resistance state (LRS), or ON state generally referred as logic value '1' and vice versa. The resistive switching (RS) phenomenon is considered


Table 2 Comparison of various RRAM types

Ref	Year	Top electrode	Oxide material	Bottom electrode	Operation mode	HRS/LRS ratio	Retention	Endurance	V_f	V_{set}	V_{reset}	I_{cc}
[55]	2007	Ti	ZrO ₂	Pt	Bipolar	NS	NS	> 10 ⁴ cycles	8.8 V	1 V	– 1.5 V	5 mA
[46]	2008	Pt	ZnO	Pt	Unipolar	< 10 ⁵	NS	> 10 ² cycles	3.3 V	– 2 V	– 1 V	NS
[81]	2008	TiN	TiO _x /HfO _x	TiN	Bipolar	> 10 ³	~ 10 ⁵ s	> 10 ⁶ cycles	FF	1.5 V	– 1.4 V	25 μA
[52]	2008	Pt/Ti	Al ₂ O ₃	Pt	Bipolar	NS	NS	NS	NS	~ 7 V	– 2 V	5 mA
[39]	2008	Pt	NiO	Pt/Ti	Unipolar	NS	NS	NS	5 V	~ 1 V	~ 3.5 V	1 mA
[30]	2009	Cu	TiO ₂	Pt	Bipolar	~ 30	NS	NS	NS	0.8 V	– 1.5 V	300 μA
[58]	2009	Ti	ZrO ₂	Pt	Bipolar	NS	NS	> 10 ² cycles	NS	1 V	– 1.5 V	NS
					Unipolar							
[56]	2009	TiN	ZrO ₂	Pt	Bipolar	NS	NS	> 10 ² cycles	NS	1 V	– 1.5 V	NS
[49]	2009	Ti	MnO ₂	Pt	Bipolar	~ 10 ²	> 10 ⁴ s	> 10 ⁵ cycles	NS	~ 0.7 V	~ – 1.1 V	5 mA
[51]	2010	Al/Ti	Al ₂ O ₃	Pt	Bipolar	> 10	10 ⁴ s	> 10 ³ cycles	FF	1.5 V	– 2 V	~ 1 mA
					Unipolar							
[42]	2010	Pt	ZnO	Pt	Unipolar	~ 10 ²	NS	NS	~ 3.5 V	1.1– 2.3 V	0.4– 1 V	5 mA
[57]	2010	Au	ZrO ₂	Ag	Bipolar	10 ⁴	~ 10 ⁴ s	> 500 cycles	FF	– 0.5 V	0.6 V	1 mA
[43]	2011	Au	ZnO	ITO	Bipolar	10 ⁴	> 10 ⁴ s	10 ² cycles	NS	~ 1.5 V	~ 0.5 V	NS
[82]	2011	TaN	Al ₂ O ₃ / Ru NCs	Pt	Bipolar	> 10 ⁵	10 ⁵ s	NS	NS	1 V	– 1 V	10 mA
[83]	2011	TiN	HfO _x /AlO _x	Pt	Bipolar	NS	NS	10 ⁶ cycles	~ 8 V	2.5 V	– 3 V	300 μA
[44]	2012	Pt	ZnO	Pt	Bipolar	10 ⁶	> 10 ⁶ s	> 10 ⁶ cycles	4 V	1.2 V	– 0.5 V	3 mA
[84]	2013	Ta	TaO _x /TiO ₂	Ti	Bipolar	10 ⁵	> 10 ⁴ s	> 10 ¹² cycles	FF	5 V	– 4 to – 6 V	NS
[23]	2014	TiN	HfO ₂	Pt	Bipolar	10 ⁶	10 ⁴ s	NS	FF	– 4.3 V	6 V	NS
[22]	2015	W/Zr	HfO ₂	TiN	Bipolar	NS	NS	> 10 ⁶ write cycles > 10 ⁹ read cycles	2 V	0.5 V	– 1.25 V	50 μA
[32]	2015	Pt	TaO _x	TiN	Bipolar	NS	NS	NS	– 2 V	< 1 V	< – 1 V	50– 200 μA
[36]	2015	W	Ta/TaO _x	Pt	Bipolar	> 10 ²	> 10 ⁴ s	> 10 ⁸ cycles	FF	~ 0.5 V	~ – 1 V	30– 300 μA
[85]	2015	Ti	HfO ₂	TiN	Bipolar	10 ⁵	10 ⁴ s	10 ¹⁰ cycles	NS	3 V	– 3.5 V	1 mA
[86]	2015	Ti	Ta ₂ O ₅ / TiO ₂ NPs	Au	Bipolar	2370	NS	< 40 cycles	FF	0.7 V	– 0.7 V	NS
[24]	2016	ITO	TiO _x / FTO	FTO	Bipolar	10 ³	NS	> 300 cycles	FF	< – 1 V	< 0.5 V	20 μA

Table 2 Comparison of various RRAM types (*Continued*)

Ref	Year	Top electrode	Oxide material	Bottom electrode	Operation mode	HRS/LRS ratio	Retention	Endurance	V_f	V_{set}	V_{reset}	I_{cc}
			Ag NPs									
[26]	2016	Ti/W	TiO _x /MgO	Ru	Bipolar	< 32	NS	> 10 ³ write cycles > 10 ⁹ read cycles	FF	1.4 V	-1.8 V	8mA
[28]	2016	TiN/Ti	TiO _{2-x}	Au	Bipolar	~ 10 ⁵	NS	10 ⁵ cycles	FF	1 V	-1 V	2-200 μA
[41]	2016	Ag	a-ZnO	Pt	Bipolar	> 10 ⁷	> 10 ⁶ s	> 10 ² cycles	FF	0.24 V	-2 V	0.1-0.5 mA
[87]	2016	W	WO ₃ /Al ₂ O ₃	TiW/Cu	Bipolar	10 ⁴	NS	~ 300 cycles	3 V	~ 3.5 V	~ -2.5 V	10 μA
[27]	2017	TiN/Ti	TiO _{2-x}	Au	Bipolar	< 10 ³	> 10 ⁵ s	> 50 cycles	FF	< -0.5 V	< 1 V	1-200 nA
[88]	2017	Al	HfO _x	Al	Unipolar	~ 10 ⁴	NS	NS	~ 1V	1.8 V	0.8 V	1 μA-1 mA
[89]	2017	Au/Ti	TiO _{2-x}	Au	Bipolar	> 10 ⁴	NS	NS	FF	1 V	-1 V	5 μA-1 mA
[18]	2018	Ti	HfO ₂	TiN	Bipolar	> 10	10 ⁴ s	> 10 ⁷ cycles	FF	0.5 V	-0.5 V	NS
[31]	2018	ITO	a-TiO ₂	Pt	Bipolar	> 10	< 10 ³ s	NS	4.15 V	0.6 V	-0.5 V	< 200 μA
[47]	2018	ITO	Zn ₂ TiO ₄	Pt	Bipolar	NS	> 10 ⁴ s	> 500 cycles	25 V	0.6 V	-0.6 V	1-10 mA
[72]	2018	Ag	MnO/Ta ₂ O ₅	Pt	Bipolar	10 ⁶	~ 10 ⁴ s	100 cycles	FF	0.8 V	-1.1 V	1 mA
[90]	2018	Pd	HfO _x /	TiN	Bipolar	10 ³	> 10 ⁴ s	> 10 ⁸ cycles	5.25 V	2.2 V	-2.2 V	100 μA
			Ag NPs									

V_f forming voltage, V_{set} set voltage, V_{reset} reset voltage, I_{cc} compliance current, NS not specified, FF forming free




to be the reason behind this change of resistance values in a RRAM cell. An as-prepared RRAM is initially in the high resistance state (HRS), to switch the device from the HRS to the LRS, the application of the high voltage pulse enables the formation of conductive paths in the switching layer and the RRAM cell is switched into a LRS [72]. This process which occurs due to the soft breakdown of the metal insulator metal (MIM) structure is usually referred to as ‘electroforming’ and the voltage at which this process occurs is referred to as forming voltage (V_f). It must be noted that the forming voltage is found to be dependent on the cell area [73] and oxide thickness [74]. Now, to switch the RRAM cell from the LRS to HRS, the voltage pulse referred to as the RESET voltage (V_{reset}) is applied which enables this switching transition and the process is referred to the ‘RESET’ process [75–78]. The HRS of the RRAM can be changed to LRS on the application of the voltage pulse. The voltage at which the transition occurs from HRS to LRS is referred to as SET voltage (V_{set}) and the process is referred to as the ‘SET’ process [79]. To efficiently read data from RRAM cell, a small read voltage which will not disturb the current state of the cell is applied to determine whether the cell is in logic 0 (HRS) or the logic 1 (LRS) state. Since both LRS and HRS retain their respective values even after the removal of applied voltage, RRAM is a non-volatile memory. Depending on the polarity of the applied voltage, the RRAM can be classified into two types of switching modes: (i) unipolar switching and (ii) bipolar switching [80]. In unipolar switching, the switching (set and reset process) of the device between various resistance states does not depend on the polarity of the applied voltage, i.e. switching can occur on applying a voltage of the same polarity but different magnitude as shown in Fig. 4a. In bipolar switching, on the other hand, the switching (set and reset process) of the device between various resistance states depends on the polarity of the applied voltage,

i.e. a transition from a HRS to LRS, occurs at one polarity (either positive or negative) and the opposite polarity switches the RRAM cell back into the HRS as depicted in Fig. 4b. In unipolar switching, Joule heating is interpreted as the physical mechanism responsible to rupture a conducting filament during reset operation. In bipolar switching, on the other hand, the migration of charged species is the main driving force for conductive filament dissolution although Joule heating still contributes to accelerate the migration. In order to ensure, there is no permanent breakdown of the dielectric switching layer during the forming/set process of RRAM, a compliance current (I_{cc}) is enforced for the RRAM device. The compliance current (I_{cc}) is ensured usually by a cell selection device (transistor, diode, resistor) or by a semiconductor parameter analyzer during the off-chip testing.

Resistive Switching Mechanism

The switching of the RRAM cell is based on the growth of conductive filament (CF) inside a dielectric. The CF is a channel having a very less diameter of the order of nanometers which connects the top and the bottom electrodes of the memory cell. A low resistance state (LRS) with high conductivity is obtained when the filament is connected and the high resistance (HRS) results when the filament is disconnected with a gap between the electrodes [91]. Based on the composition of the conductive filament, RRAM can be classified into the following two types: (i) metal ion-based RRAM also referred to as conductive bridge random access memory (CBRAM) and (ii) oxygen vacancies filament-based RRAM referred to as the ‘OxRRAM’. It must be noted here that CBRAM is sometimes referred to as the electrochemical metallization memory (ECM), whereas ‘OxRRAM’ is sometimes also known as valence change memory (VCM).

In metal ion-based RRAM also referred to as ‘CBRAM’, the physical mechanism that is responsible for resistive



switching is based on the migration of metal ions and subsequent reduction/oxidation (redox) reactions [92, 93]. The CBRAM structure consists of an oxidizable top electrode (anode) such as Ag, Cu, and Ni, a relatively inert bottom electrode (cathode), e.g. W, Pt, and a sandwiched metal oxide layer between the two electrodes. The filament formation in such memory cells occurs due to the dissolution of the active metal electrodes (most commonly Ag or Cu), the transport of cations (Cu^+ or Ag^+), and their subsequent deposition or reduction at the inert bottom electrode [94]. Thus, the resistive switching behavior of this type of RRAM is dominated by the formation and dissolution of the metal filaments.

To obtain a better understanding of the switching mechanism of metal ion-based CBRAM, let us consider an example of Ag/a-ZnO/Pt RRAM cells [41]. A general schematic illustration depicting the switching process of conductive bridge random access memory cell is shown in Fig. 5. The pristine state of the CBRAM memory cell is depicted in Fig. 5a. The Ag top electrode (TE) is an active component in the filament formation while the bottom Pt electrode is inert. On the application of the positive voltage bias to the Ag top electrode, the oxidation ($\text{Ag} \rightarrow \text{Ag}^+ + \text{e}^-$) occurs at the top electrode because of which Ag^+ cations are generated and get deposited into the dielectric layer (a-ZnO) from the Ag electrode. The negative bias on the Pt bottom electrode (BE) attracts the Ag^+ cations, and as such, the reduction reaction ($\text{Ag}^+ + \text{e}^- \rightarrow \text{Ag}$) occurs at the bottom electrode. Thus, the Ag^+ cations are reduced to Ag atoms and accumulate until the conducting bridge is formed (Fig. 5b–d) and the RRAM device is said to exhibit LRS. This process is referred to as the ‘SET’. When the polarity of the applied voltage is reversed, the highly conducting filament dissolves almost completely and the device is said to be

in the high resistance state (HRS). This process is referred to as ‘RESET’ and is depicted in Fig. 5e.

In oxygen vacancy-based RRAM (OxRRAM), the physical mechanism that is responsible for resistive switching is generally associated with the generation of oxygen vacancies (V_o^{2+}) and subsequent relocation of oxygen ions (O^{2-}), thus enabling the formation of conductive filament between the top and bottom electrodes of RRAM cell [59]. Initially, for the as fabricated RRAM cell, forming process, i.e. soft breakdown of the dielectric is essential. Once the soft dielectric breakdown occurs, the oxygen atoms are knocked out of the lattice on the application of high electric field towards the anode interface and become oxygen ions (O^{2-}) whereas the oxygen vacancies (V_o^{2+}) are left in the oxide layer. The oxygen ions (O^{2-}) react with anode materials or get discharged as neutral non-lattice oxygen, if the noble metals are used as materials for anode to form an interfacial oxide layer. Thus, the electrode/oxide interface behaves like an ‘oxygen reservoir’ [85]. Next, the accumulation of the oxygen vacancies (V_o^{2+}) in the bulk oxide switches the RRAM cell to the low resistance state (LRS) as the conductive filament (CF) is formed and the appreciable current flows in the device. To switch the device back to the high resistance state (HRS), the reset process occurs during which the oxygen ions (O^{2-}) migrate back to bulk oxide from anode interface and either combine with the oxygen vacancies (V_o^{2+}) or to oxidize the metallic CF precipitates and thus partially rupture the filament, thereby switching back the RRAM cell into HRS. For RRAM cells exhibiting unipolar switching mechanism, the diffusion of oxygen ions (O^{2-}) is activated thermally by Joule heating current and as such the oxygen ions diffuse from the interface or the region around the CF due to the concentration gradient. Also, it must be noted that a relatively higher reset current is required in unipo-




Fig. 5 Schematic of the switching mechanism of conductive bridge RRAM. **a** Pristine state of the RRAM device. **b, c** Oxidation of Ag and migration of Ag^+ cations towards cathode and their reduction. **d** Accumulation of Ag atoms and Pt electrode leads to growth of highly conductive filament. **e** Filament dissolution takes place on applying voltage of opposite polarity [41]

lar switching RRAM to raise the local temperature around CF. In bipolar switching RRAM, on the other hand, the oxygen ions (O^{2-}) needs to be aided by the reverse electric field as the interfacial layer may present a significant diffusion barrier and pure thermal diffusion is not enough. It must be noted that the partial rupture of CF takes place in both the cases, switching the RRAM cell into the high resistance state (HRS). This is primarily due to the formation of oxygen vacancies (V_o^{2+}) and poor region resulting in the tunneling gap for electrons. To switch the device back to the LRS (SET process), the CF reconnects the electrodes as a result of the soft breakdown in the gap region. A similar set/reset process can repeat for many cycles.

Based on the above discussion, CBRAM also known as electrochemical metallization memory (ECM) relies on an electrochemically active metal electrode such as Ag, Cu, or Ni to form metal cation-based CF [95]. The CF in oxygen vacancies filament-based RRAM ‘OxRRAM’ also known as valence change memory (VCM) is composed of oxygen vacancy defects, instead of metal atoms, due to anion migration within the storage material itself [96]. Although the switching mechanism of both ‘OxRRAM’ and ‘CBRAM’ is discussed in detail, there is still some debate on the switching mechanisms of both the RRAM types [97]. For example, where the CF starts to grow in the set process and where to break in the reset process, and how these oxygen vacancies/metal atoms gather to form the CF. The current-voltage (I-V) characteristics of 20 consecutive switching cycles of Ta/TaO_x/Pt [98]-based RRAM structure were investigated, and the clear variation of both LRS and HRS for consecutive switching cycles was observed. As a result, the overall memory window decreases, degrading the overall RRAM performance. This cycle-to-cycle resistance variability is primarily attributed to the random formation of CF as well as its rupture during the set and reset operation respectively.

A comparison of OxRRAM with CBRAM based on various operational parameters is shown in Table 3 [81, 84, 86–88, 99, 100]. This comparison reveals the striking difference in terms of the endurance characteristics of these RRAM memory types. This dissimilarity is because the conducting filaments of CBRAM are composed mainly of metal atoms which are relatively easier to drift and diffuse compared to oxygen vacancies, thus causing the degradation of the retention time and endurance characteristics of CBRAM compared to the OxRRAM. Although the switching mechanism of the both RRAM types are different, there are many common characteristics between the two of them. The only significant difference is that endurance for OxRRAM is significantly higher than of CBRAM.

Table 3 Comparison between metal-oxide RRAM and conductive bridge RRAM


Parameter	Metal-oxide RRAM	Conductive bridge RRAM
Speed (ns)	5 [81]	1 [99]
Operation voltage (V)	~ 3 [51]	~ 7 [86]
Operation current (μA)	5 [51]	10 [87]
Endurance (cycles)	10^{12} [84]	10^6 [41]
On/off ratio	10^7 [88]	10^7 [100]
Retention@85°C (s)	10^6 [44]	10^6 [41]
Multilevel capacity	Yes	Yes
CMOS compatible	Yes	Yes
Fabrication	Easy	Easy
Scalability	Good	Good

Performance Metrics of Resistive Random Access Memory (RRAM)

Endurance

Resistive random access memory involves frequent transitions between a high resistance state (HRS) and low resistance state (LRS). Each switching event between the resistive states can introduce permanent damage and cause degradation of the RRAM performance. Endurance is thus defined as the number of times a RRAM device can be switched between the HRS and the LRS while ensuring a reliably distinguishable ratio between them [101]. Thus, an endurance test determines the maximum number of set/reset cycles that can be switched effectively before the HRS and the LRS are no longer distinguishable. The endurance characteristics of RRAM are obtained by performing a sequence of I-V sweeps in a resistive switching cell and the subsequent extraction of R_{HRS} and R_{LRS} on the application of a read voltage (typically 0.1 V) [41]. This method is reliable as one can obtain the correct switching of the device in each cycle; however, this method is very slow because the time required for obtaining an I-V sweep can be very higher particularly if the lower currents are involved.

The endurance cycles in a HfO_x RRAM cell shows a strong dependence on the cell size, as is depicted in Fig. 6a, wherein better endurance in RRAM device with larger cell size is reported. In addition, vertically reducing the layer thickness results in degradation of endurance performance for SET voltage at 2.5 V as shown in Fig. 6b [102]. This degradation in endurance performance with down-scaling of the switching layer is a result of the reduced number of ions in the active region. HfO_x -based RRAM exhibits an excellent endurance performance of 10^6 cycles on a 1-kb array with 30-nm cell size under 0.18 μm technology and the same is shown in Fig. 6c [103]. By adding an extra layer of AlO_x above the bottom electrode (BE),



array stability can be improved further as read disturb immunity for HRS is increased. For TaO_x -based RRAM, a degradation in endurance performance with increasing pulse width and amplitude of RESET voltage was observed in Ta/Ta₂O₅/TiN RRAM structure [105]. A comparison of TiN and Ru bottom electrode in the Ta/Ta₂O₅/TiN RRAM shows that the main cause of endurance degradation is due to the reaction of oxygen ions with TiN electrode. Furthermore, an improved endurance of 10^9 switching cycles was obtained without verification in a similar RRAM structure by reducing the Ta₂O₅ layer down to 3 nm [106] and use of triangular pulse having < 5 ns width. For large-scale array performance, a comparison of 2-Mb Ta₂O₅ memory before and after 10^5 cycles of endurance test is shown in Fig. 6d [104]. The cell current distributions show a small variation for initial and final cycles. Also, the cell current for LRS falls below 50 μ A, indicating low power consumption of the array. The resistive switching devices with endurance higher than 10^{12} cycles have been reported in different types of RRAM cells involving tantalum oxide (TaO_x)-based switching mediums [32, 36, 59]. Thus, tantalum oxide-based RRAM devices seem to be exhibiting the highest endurance.

Retention

The data retention of a RRAM device involves investigating stability over a period of time for both LRS and HRS after undergoing set and reset transitions. In other words, the time period for which a memory cell will remain in

a particular state after the set/reset operation determines the capability of a memory cell to retain its content [11]. The application of the constant voltage stress (CVS) over time using a low read voltage (0.1 V) and the measurement of the current versus time (I-t) curve for both LRS as well as the HRS enables the measurement of state retention. Due to the dispersing nature of atomic rearrangements induced in RRAM because of set voltage, the long retention time in LRS is difficult to obtain whereas, in HRS, retention is not a concern as it is usually the natural state of the device and RRAM will continue to remain in this state if no bias (or low bias) is applied. The retention in the LRS depends on the compliance limit during the SET transition, e.g. in RRAMs based on conductive filament switching mechanism, the larger compliance current produces a stronger conducting filament which is more stable over time [28, 41], as compared to a smaller compliance current. A projected endurance of 10 years at 85° C has been demonstrated in Ti/HfO₂/TiN [18]. A commonly used method to obtain device endurance is by applying read pulse at high temperature after certain time intervals (e.g. every 1 s) and extrapolate the resistance to a 10-year period. Although this method is easy to implement, it has certain limitations primarily due to the read voltage stress applied to the cell. An alternative method is to change the temperature and record the time until the device fails. Activation energy is extracted by plotting the Arrhenius plot and extrapolate down to the operating temperature. However, the limitation of this method is that waiting is

necessary until the failure occurs in the RRAM cell, and thus, this method is more time-consuming and expensive.

The device characteristics of HfO_x -based RRAM [81, 103] developed at the Industrial Technology Research Institute, Taiwan, are demonstrated to further understand the working of RRAM device. The transmission electron microscopy (TEM) image of the TiN/Ti/ HfO_x /TiN RRAM device with 30-nm cell size is shown in Fig. 7a. The device exhibits bipolar switching characteristics and the I-V curve obtained at 200 μ A set compliance current is shown in Fig. 7b. The device presents endurance of 10^6 switching cycles with the resistance on/off ratio greater than 100 at set/reset programming conditions of +1.5 V/−1.4 V pulse with 500 μ s pulse width and the same is depicted in Fig. 7c.

Uniformity

In RRAM cell, poor uniformity of various device characteristics is one of the significant factors limiting the manufacturing on a wider scale. The switching voltages, as well as both the HRS and the LRS resistances, are among the parameters exhibiting a high degree of variation. The variations of the resistance switching include temporal fluctuations (cycle-to-cycle) and spatial fluctuations (device-to-device). The stochastic nature of

the formation and rupture of conductive filament is believed to be the main reason for these variations. Cycle-to-cycle and device-to-device variability is a major hindrance for information storage in RRAM devices [59]. The observation of cycle-to-cycle variability is influenced by the change in the number of oxygen vacancy defects that arise in the CF due to its stochastic nature of formation and rupture during the switching event [107]. Due to this random nature of the CF, the prediction and the precise control of the shape of the CF becomes extremely challenging. This variability becomes worse as the compliance limit (i.e. compliance current ' I_{cc} ') is reduced. On the other hand, for the higher value of ' I_{cc} ', the ratio of standard deviation (σ) and average resistance (μ) is low, resulting in a smaller LRS resistance spread. This is attributed to the higher defects in the CF, thus forming a well-defined path for current conduction.

RRAM also exhibits device-to-device (cell-to-cell) non-uniformity which also degrades the memory performance by reducing the memory margin between two states. The origin of this variability is attributed to the non-uniformities in the fabrication process such as the thickness of the switching film, etching damages and surface roughness of the electrodes. A lot of research has been conducted to improve the uniformity of RRAM and




Fig. 7 **a** Transmission electron microscopy (TEM) image of TiN/Ti/ HfO_x /TiN RRAM device. **b** Typical current-voltage (I-V) characteristics of the device with 30-nm cell size. **c** 10^6 endurance switching cycles obtained from 500 μ s pulse. **d** A retention lifetime of 10 years is expected by testing at 150 °C; reprinted from refs. [81, 103]

several methods have been explored for the same. One of the methods utilizes the concept of inserting nano-crystal seeds which confine the paths of the conductive filament by enhancing the effect of local electric field [82, 90, 108]. In Ti/TiO_{2-x}/Au-based RRAM [28], the induction of platinum (Pt) nano-crystals within the thin TiO_{2-x} results in an enhanced uniformity of the RRAM cell. The Pt nano-crystals limit the switching effect into regions with high oxygen vacancy generation probability which results in improved uniformity. In another approach, engineering the electrode/oxide interface by embedding appropriate buffer layers is very useful in achieving uniform RRAM operation. In HfO_x-based RRAM [109], a thin Al buffer layer is inserted between the TiN electrode and HfO_x oxide layer. This results in significant improvement of set voltage distribution as well as the resistance distribution, thus enhancing the uniformity of the device. The improvement in the SET voltage and the resistance distribution of the RRAM device after inserting a thin Al buffer layer between TiN electrode and HfO_x bulk oxide and the same is depicted in Fig. 8 [59]. Al atoms are assumed to diffuse into HfO₂ thin films, and they tend to localize oxygen vacancies due to the reduced oxygen vacancy formation energy, thus stabilizing the generation of conductive filaments, which helps to improve the resistance switching uniformity.

In addition to the materials engineering approach, a novel programming method has also been suggested to reduce fluctuations. A multistep forming technique was implemented in W/HfO₂/Zr/TiN [22]-based RRAM to minimize the overshoot current due to the parasitic effects. A multi-step forming technique results in the gradual formation of the filament; thus, a low set/reset current is achieved improving the switching characteristics of the device. Various other methods such as constant voltage forming and hot forming (usually referred to as

forming at a higher temperature) have also been investigated to effectively reduce the resistance variations [110]. Another method of achieving high uniformity is by applying a pulse train rather than a single pulse to a RRAM cell [23]. This approach not only results in improved uniformity but also enhances the multilevel capability of a RRAM cell.

Effect of Operating Temperature and Random Telegraph Noise

To achieve a reliable performance of the RRAM device, the effect of operating temperature and random telegraph noise (RTN) is investigated. It is observed that the resistance of both the LRS and HRS states undergoes variations because of the change of operating temperature. The temperature study of TiN/HfO₂/Ti/TiN [111] was carried out. A positive sweep voltage of < 3 V magnitude and compliance current of 1 μA was applied for the electroforming. Once forming takes place, a reset voltage (V_{reset}) < -1 V switches the device back to the HRS (OFF state). To switch the device back to the LRS (ON state), set voltage (V_{set}) < 1 V is applied.

The reset operation in RRAM device tends to show voltage-controlled negative differential resistance (NDR). The reset operation occurs abruptly at low temperatures, while for temperatures above room temperature, the reset process takes place more gradually. The resistance of the RRAM device in the pristine state, as well as the ON state and OFF state as a function of temperature is depicted in Fig. 9a. The semiconducting behavior is observed for the pristine state as well as the OFF state, i.e. resistance decreases with increase of temperature. For the ON state, a metallic characteristic is observed, i.e. resistance increases with increase of temperature. Due to the variation of resistance with change in temperature, $R_{\text{OFF}}/R_{\text{ON}}$ also decreases from a value of 20 to






Fig. 8 Uniformity improvement of Al buffered HfO_x RRAM compared to HfO_x-based RRAM array. **a** Statistical distribution of SET voltage (V_{set}) obtained from 100 DC sweep cycles. **b** HRS and LRS statistical distribution for 100 pulse sweep cycles; reprinted from ref. [59]



approximately 5 over the temperature range of 213–413K. In Ti/HfO_x/Pt devices, decrease in $R_{\text{OFF}}/R_{\text{ON}}$ was observed with temperature-dependent cycling. This decrease in resistance ratio was attributed to the built-up of oxygen-vacancy-related traps inside the HfO₂ metal oxide layer [112, 113]. Additionally, temperature-dependent measurements without set/reset operation were carried out to evaluate the impact of I-V cycling on the $R_{\text{OFF}}/R_{\text{ON}}$ ratio. The sweep voltage across the RRAM device was stopped before reaching V_{set} and V_{reset} values. For OFF state resistance (green rectangles), a weaker temperature dependence was observed in contrast to the ON state resistance (green circles) which exhibited similar characteristics, compared to the cycling case. From these observations, we infer that I-V cycling induces stronger temperature dependence, which decreases the $R_{\text{OFF}}/R_{\text{ON}}$ ratio. The effect of temperature variation on the switching voltages V_{set} and V_{reset} is depicted in Fig. 9b. The slight variation in V_{set} with changing temperature indicates that there is no significant temperature difference. For the case of V_{reset} , the general trend is that a decrease in voltage value of about 0.2 V with temperature increase in the range of 233–333K is observed. Also, a slow increase of V_{reset} is observed for 353–413K temperature range.

Random telegraph noise (RTN) is another factor that affects the performance of RRAM. RTN has for long been used as an indicator of device performance and reliability. RTN decreases the memory margin between the HRS and LRS because of the extensive fluctuations in the read current during the read operation. Due to the effect of RTN, the read margin, scaling potential and the multi-level cell capability of a RRAM cell are greatly affected [114]; thus, it needs to be investigated to achieve reliable



performance. To investigate the effect of bottom electrode on RTN, an analysis of Ta₂O₅/TiO₂ RRAM [115] was carried out. The examples of complex RTN signals in LRS and HRS are depicted in Fig. 10. RTN causes read instability in the RRAM device, thus reducing the read margin, multibit storage implementation and hindering device scaling. The RTN is attributed to the trapping and de-trapping of electrons in the proximity of the CF in LRS whereas it occurs in the tunneling gap in the HRS state. Although the physics of RTN is still not clear and is being highly debated, the electron trapping and de-trapping which temporarily inhibits the charge transport is widely accepted as the mechanism responsible for fluctuation due to RTN. It is observed that with the decrease in operation current, the amplitude of RTN increases, thus highly affecting the HRS level. Therefore, it is necessary to ensure the additional resistance margin to achieve reliable performance. RTN in RRAM has been researched extensively, although the physical mechanism of RTN is still not explicitly defined. RTN can be utilized as a tool to map the movements of active vacancies in RRAM due to its time-dependent variation. This might be quite useful to understand the failure mechanisms of other reliability issues.

Multilevel Resistive Random Access Memory (RRAM)

Multilevel Per Cell (mlc) Storage

Owing to their small physical size and low power consumption, RRAM devices are potential for future memory and logic applications. Increased storage density is among

the most critical aspects of memory technology to enable the design of multibit capacity [89] memory cells. The multiple resistive states can be achieved in RRAM cells which provide benefits of low-cost and high-density non-volatile data storage solutions. Currently, a lot of research is being conducted in the area of RRAM to scale down the dimensions and increase the structural density of memory arrays. Previously, the storage density of RRAM has been increased by the reduction of device size; however, the complexity involved in the experimental procedures limits its successful implementation. Another suggested method is employing three-dimensional (3D) crossbar architectures. Two types of architectures of 'vertical' and 'crossbar RRAM' have been proposed [116, 117]; however, both these architecture types require advanced fabrication procedures which is not desirable. A much simpler alternative to increase storage density in RRAM devices is by making use of multilevel cell (MLC) storage technology which enables storing more than one bit per cell without reducing the physical device dimensions. This MLC is one of the most promising properties of RRAM which can significantly increase the memory storage density [83, 118–125]. Thus, instead of a single high and low resistance state (HRS and LRS), we can achieve multiple HRS and LRS, without changing the device dimensions. However, to achieve reliable MLC operation, the precise control over the resistance of the different resistance levels of RRAM should be ensured; otherwise, the device will suffer from resistance variability and reliability issues mainly due to the random nature of the conductive filament formation during the switching process [126].

Methods to Obtain Multilevel Per Cell (mlc) Modes in RRAM

The MLC behavior in RRAM makes it very useful for high-density applications. To obtain MLC behavior in RRAM, the following three methods are employed: (i) changing compliance current, (ii) controlling reset voltage and (iii) varying pulse width of program/erase operation.

MLC by Changing Compliance Current

The RRAM device is usually operated with 1-RRAM (1R) cell configuration [41] or in 1-Transistor 1-RRAM (1T-1R) cell configuration [18]. The MLC characteristics in 1R configuration can be obtained by changing the current compliance (I_{cc}) during 'set' operation whereas the MLC characteristics in 1-Transistor 1-RRAM (1T-1R) cell structure are controlled by varying the voltage at the gate of the transistor, which enables the control of compliance current (I_{cc}) during the set operation of a RRAM cell. The typical MLC I-V curves of Ti/Ta₂O₅/Pt [127] based RRAM cell are shown in Fig. 11. As the compliance current (I_{cc}) is increased from 150 μ A to 1 mA, six different LRS are obtained at $I_{cc} = 150 \mu$ A, $I_{cc} = 200 \mu$ A, $I_{cc} = 300 \mu$ A, $I_{cc} = 500 \mu$ A and $I_{cc} = 700 \mu$ A, I_{cc}




Fig. 11 Multilevel characteristics of Ti/Ta₂O₅/Pt RRAM obtained by controlling the compliance current. 'Reproduced from [127], with the permission of AIP Publishing'

= 1 mA due to the increase in the respective current of LRS (I_{LRS}) while the HRS is maintained constant and the HRS current (I_{HRS}) remains same for all the LRS levels. For Ti/Ta₂O₅/Pt RRAM, with the increase in I_{cc} , the maximum reset current (I_{reset}) also increases while the set voltage is almost maintained constant. Also, it was observed that the resistance of the LRS (R_{LRS}) decreases while the (I_{reset}) increases owing to the stronger filament formation with the increase in I_{cc} .

The formation of the CF and its corresponding widening with an increase in I_{cc} is the attributed mechanism of multilevel per cell (MLC) in compliance current (I_{cc}) mode as depicted schematically in Fig. 12. With an increase in the size of CF because of an increase of I_{cc} , the resistance of the CF decreases and hence results in multiple LRS levels for different values of I_{cc} . It is also observed that I_{reset} increases with increasing I_{cc} as higher power is required to rupture the CF having larger diameter.

MLC by Controlling Reset Voltage

The MLC characteristics in a RRAM cell can also be obtained by controlling the reset voltage (V_{reset}) while (I_{cc}) is maintained constant. In this case, the typical MLC I-V curves of TiN/HfO_x/AlO_x/Pt-based RRAM cell [128] by applying different (V_{reset}) of -2.1 V, -2.7 V and -3.3 V are shown in Fig. 13.

It is observed that with an increase in (V_{reset}), the HRS current (I_{HRS}) decreases; thus, multiple HRS levels with the same LRS resistance are obtained. In addition, the set voltage (V_{set}) also increases as V_{reset} is increased while as the I_{reset} remains almost constant.

The decrease in I_{HRS} with the increase in reset voltage is primarily due to the increase in the gap between the metal electrode and tip of the CF as depicted in Fig. 14.




Fig. 12 Schematic illustration of multiple resistance states in RRAM cell obtained by varying compliance current ' I_{cc} ' [98]

The more the magnitude of the V_{reset} , the larger the gap and thus the higher the value of resistance. Therefore, an increase in the gap between the CF tip and bottom electrode (BE) with increasing reset voltage results in multiple resistance levels of HRS. It is observed that the devices in which the I_{reset} shows a gradual change in current instead of the abrupt change during the 'reset' operation, the change in HRS resistance in such devices can be due to decrease in the size of the conductive filament (CF) as V_{reset} is increased. This approach is more viable practically for cross-point architectures as it requires relatively lower complex circuitry.

MLC by Varying Program/erase Pulse Width

MLC characteristics can also be obtained by varying the program/erase pulse width while the amplitude of the pulse is maintained constant [23]. In HfO_x -based RRAM [128], three HRS levels were demonstrated by varying the width of the reset pulse from 50 ns to 5 μ s. This method of obtaining MLC characteristics in RRAM is relatively easier; however, this scheme is energy inefficient. This drawback limits the application of this method to obtain reliable characteristics in the RRAM cell. The higher energy consumption of the RRAM device was confirmed




Fig. 13 Multilevel characteristics of $TiN/HfO_x/AlO_x/Pt$ RRAM obtained by controlling the reset voltage. 'Reproduced from [128], with the permission of AIP Publishing'




Fig. 14 Schematic illustration of multiple resistance states in RRAM cell obtained by varying reset voltage ' V_{reset} ' [98]

on the comparison of the transient responses between the reset pulse amplitude and pulse width control. This is particularly due to the higher unwanted energy dissipation as the thermal energy in the resistive switching material.

A summary of RRAM devices exhibiting multiple resistance states is shown in Table 4. As is evident from the table, various RRAM devices with multiple resistance states have been reported. Till date, however, only 8 resistance states have been demonstrated in a single RRAM cell either by varying I_{CC} or V_{reset} . Therefore, there is a huge scope for increasing the number of resistance states in the RRAM cell, thus enhancing its storage density.

Modeling of RRAM Devices

Modeling plays a very critical role in development of devices utilizing semiconductor technologies. To fully understand device operation and to optimize the performance, an accurate model is of great importance. A

number of RRAM models with varying features and accuracy have been proposed [129]. This section discusses the characteristics and attributes of the various commonly used RRAM models popular.

Stanford/ASU Model

One of the most popular physics-based RRAM models is the Stanford/ASU RRAM model [130–132], proposed by Guan et al. and Chen et al. This model was applied to validate the I-V switching characteristics of HfO_2 RRAM [128] and includes the effect of Joule heating and temperature change on the switching of RRAM devices.

This model is dependent on the CF growth inside a dielectric switching layer. The filament gap, i.e. the gap between the tip of the CF and top electrode, is the internal state variable for this model. The growth of CF inside a dielectric is attributed to the oxygen ion movement and regeneration and recombination of oxygen vacancies [133]. Thus, the rate of change of filament gap (g) is given as [130]:

$$\frac{dg}{dt} = V_0 \cdot \exp\left(\frac{-E_a}{k_b \cdot T}\right) \cdot \text{Sinh}\left(\frac{qa_h \gamma V}{L \cdot k_b \cdot T}\right) \quad (1)$$

where E_a is the activation energy, V is the magnitude of the voltage applied across the device, L is the switching material thickness, a_h is the hopping distance, γ is the local field enhancement factor, V_0 is the velocity containing attempt to escape frequency, K_b is the Boltzmann constant, q is the elementary unit charge and T is the temperature of the conductive filament.

The spatial variation in the gap size is accounted for in this model, in addition to the variations which arise due to the stochastic property of the ion process. A noise signal is added to the gap distance to account for these variations as [130]:

$$g|_{t+\Delta t} = F\left[g|_t, \frac{dg}{dt}\right] + \delta_g \times \tilde{X}(n) \Delta t, n = \frac{t}{T_{GN}} \quad (2)$$

Table 4 RRAM devices exhibiting multiple resistance states

Reference	RRAM device	Resistance states	Method used
[22]	W/ HfO_2 / Zr/ TiN	4 states: 1HRS, 3LRS	Varying V_{reset}
[23]	TiN/ HfO_2 / Pt	8 states: 7HRS, 1LRS	Varying V_{reset}
[27]	Ti/ TiN/ TiO_{2-x} / Au	6 states: 1HRS, 5LRS	Varying I_{CC}
[29]	Ti/ TiO_{2-x} / Au	7 states: 1HRS, 6LRS	Varying I_{CC}
[32]	Pt/ TaO_x / TiN	4 states: 1HRS, 3LRS	Varying I_{CC}
[36]	W/ Ta/ TaO_x / Pt	8 states: 1HRS, 7LRS	Varying I_{CC}
[41]	Ag/ a-Zno/ Pt	6 states: 1HRS, 5LRS	Varying I_{CC}
[43]	Au/ Zno/ ITO	4 states: 1HRS, 3LRS	Varying I_{CC}
[47]	ITO/ Zn_2TiO_4 / Pt	4 states: 1HRS, 3LRS	Varying I_{CC}
[89]	Au/Ti/ TiO_{2-x} / Au	6 states: 1HRS, 5LRS	Varying I_{CC}
[83]	TiN/ HfO_x / AlO_x / Pt	4 states: 3HRS, 1LRS	Varying V_{reset}
[122]	Ru/ Ta_2O_5 / TiO_2 / Ru	4 states: 3HRS, 1LRS	Varying V_{reset}
[124]	Pt/W/ TaO_x / Pt	8 states: 7HRS, 1LRS	Varying V_{reset}

where Δt is the simulation time step, the function F represents time evolution of gap size from t to Δt . $\tilde{X}(n)$ is a zero mean Gaussian noise sequence. T_{GN} is the time interval after which $\tilde{X}(n)$ changes to next random value.

The variation in the gap size δ_g depends on kinetic energy of ions and filament temperature as [130]:

$$\delta_g(T) = \frac{\delta_g^0}{\left\{1 + \exp\left(\frac{T_{crit}-T}{T_{smith}}\right)\right\}} \quad (3)$$

where δ_g^0 and T_{smith} are fitting coefficients to match the resistance distribution curves to experiments and T_{crit} is a threshold temperature above which the gap size changes significantly.

This model shows strong dependence on temperature; thus, there is a need to account for the change of ' T '. With change in cell characteristics, the dynamic inner domain temperature T changes significantly, while the outer domain assumed to be at uniform and stable temperature (T_{bath}), is related as [130]:

$$c_p \frac{dT}{dt} = V(t) \cdot I(t) - k(T - T_{bath}) \quad (4)$$

where C_p is the effective heat capacitance of inner domain, $V(t) I(t)$ represents the Joule heating and k is the effective thermal conductivity.

Using a generalized conduction mechanism, the current conduction is defined as [130]:

$$I(g, \nu) = I_0 \cdot \exp\left(\frac{-g}{g_0}\right) \text{Sinh}\left(\frac{V}{V_0}\right) \quad (5)$$

where I_0 , g_0 and V_0 are the fitting parameters to match experimental results.

One of the significant features of this model is its implementation in neuromorphic applications and RRAM synaptic device design [134], giving the model a great degree of flexibility and further scope for implementation in various neuromorphic systems.

Physical Electro-thermal Model

Physical electro-thermal model was developed by Kim et al. [135] and implemented with tantalum pentoxide (Ta_2O_5)-based bilayer RRAM [136–138]. This physical model solves the differential equations based on finite element solving method. This model also makes use of electrothermal physics phenomenon approach for modeling [139], thus giving it advantage in terms of flexibility to incorporate finite element method (FEM) solver to simulate the system very accurately. However, the drawback of this approach is its difficulty in implementation for SPICE and Verilog circuit solvers.

This model describes CF as a doped region having oxygen vacancies as dopants with CF extending from the top to the bottom electrode of the device. To describe the

drift-diffusion of vacancy migration, this model assumes the same equation can be used to describe both the processes of oxygen ions and vacancies. The ion model by Mott and Gurney [140] is employed here to describe the process given as [135]:

$$\frac{dn_D}{dt} = \Delta \times \left(D_s \cdot \Delta n_D - \mu \nu n_D \right) + G \quad (6)$$

where D_s describes the diffusion process, ν gives the drift velocity of vacancies and G is the CF growth rate which actually describes the SET process. The parameters are defined as [135]:

$$D_s = \frac{1}{2} \times a^2 \times f_e \times \exp\left(\frac{-E_a}{k_B T}\right) \quad (7)$$

$$\nu = a_h \times f \times \exp\left(\frac{-E_a}{k_B T}\right) \times \text{Sinh}\left(\frac{q a_h E}{k_B T}\right) \quad (8)$$

$$G = A \times \exp\left(\frac{-(E_a - q l_m E)}{k_B T}\right) \quad (9)$$

where l_m is the mesh size.

These equations govern the physical transformation of the device during SET and RESET transition, thus essentially controlling the CF growth and rupture.

Huang's Physical Model

Huang's physical model developed by Huang et al. [141, 142] is a very comprehensive physical model for RRAM device as it takes into account both the CF width and the gap of filament to electrode as the factors affecting the state variable dynamics. In addition, temperature distribution is also accounted for in this model.

SET/RESET process is considered as a result of generation/recombination process of oxygen ions (O^{2-}) and oxygen vacancies (V_0). During the SET process, CF starts to evolve from the tip of the top electrode (T.E) and elongates in radius with increase in voltage, resulting in final width ' W ' of the C.F. This model assumes symmetrical cylindrical shape of the C.F. During RESET process, CF ruptures starting from TE till it dissolves completely with increase in voltage. The filament gap distance ' x ' is defined as the gap between active electrode layer (T.E) and the tip of the C.F.

Thus, for the SET process, parameter ' W ' acts as state variable, while for RESET, parameter ' x ' acts as state variable. Therefore, $\frac{dx}{dt}$ and $\frac{dW}{dt}$ define the dynamics of the device during the SET/RESET transition.

During the first reset process, CF reduction rate, i.e. release of O^{2-} , is by the electrode is expressed as [142]:

$$\frac{dx}{dt} = a \times f \times \exp\left(\frac{-E_i - \gamma Z_e V}{k_B T}\right) \quad (10)$$

For O^{2-} hopping within the oxide layer, the CF reduction rate with 'a' being the distance between two V_0 is given as [142]:

$$\frac{dx}{dt} = a \times f \times \exp\left(\frac{-E_h}{k_B T}\right) \text{Sinh}\left(\frac{a_h Z_e E}{k_B T}\right) \quad (11)$$

For the case of RESET process when dominated by recombination between O^{2-} and V_0 is expressed as [142]:

$$\frac{dx}{dt} = a \times f \times \exp\left(\frac{-\Delta E_r}{k_B T}\right) \quad (12)$$

In the initial step of the SET process dominated by recombination of oxygen vacancies with thin CF initially grown is given by [142]:

$$\frac{dx}{dt} = -a \times f_e \times \exp\left(\frac{-E_a - \alpha_a Z_e E}{k_B T}\right) \quad (13)$$

Here, Z and α_g are the fitting parameters.

For the second step, CF grows along its radial direction and is defined as [142]:

$$\frac{dw}{dt} = \left(\Delta w + \frac{\Delta w^2}{2w}\right) \times f_e \times \exp\left(\frac{-E_a - \gamma Z_e v}{k_B T}\right) \quad (14)$$

The current flowing through the device is modeled as a correlation of hopping current with voltage and gap distance expressed by [134] as:

$$i = i_0 \cdot \exp\left(\frac{-x}{x_T}\right) \text{Sinh}\left(\frac{v}{v_T}\right) \quad (15)$$

This model is validated in $\text{HfO}_x/\text{TiO}_x$ system [141, 142], and a pretty accurate match between the experimental and simulation results is obtained. Although this model accounts for the significant processes which affect the RRAM operation, however, it has some limitations. The most critical one is being incompatible with the SPICE and Verilog-A.

Filament Dissolution Model

This model was developed exclusively for unipolar RRAM devices by Russo et al. [143–145], however was later modified for bipolar RRAM devices [139, 146] also. Filament dissolution model is based on rupture of CF under the effect of significant temperature change caused due to Joule heating.

One of the significant advantages of this model is that it utilizes the simple partial differential equations to account for the device current and temperature changes due to Joule heating as well as the dissolution velocity. The conduction of current within the device is described by Poisson's equation [144] as:

$$\nabla \times \left(\frac{1}{\varphi} \nabla v\right) = 0 \quad (16)$$

Here, φ is the oxide resistivity and v defines the electric potential due to the application of external bias voltage to one of the electrodes while the other electrode is connected to ground.

The CF is divided into a number of mesh grids and at each point of the mesh grid the temperature is calculated to describe the rupture of CF. The Fourier steady-state heat equation describes this effect as [144]:

$$-\nabla \times (k \nabla T) = \varphi J^2 \quad (17)$$

where k represents the oxide layer thermal conductivity, J is the current density and T is the device temperature.

The temperature 'T' of the device increases to the critical temperature, after which the device is reset and the CF dissolution takes place. The dissolution factor is modeled as [144]:

$$V_{\text{DIS}} = V_{\text{DIS-F}} \cdot \exp\left(\frac{-E_a}{k_B T}\right) \quad (18)$$

where E_a is the activation energy, k_b is the Boltzmann constant, $V_{\text{DIS-F}}$ is a fitting parameter and V_{DIS} is velocity of CF boundary towards symmetry axis.

The resistivity of CF is temperature-dependent and is described as [144]:

$$\varphi_{\text{CF}}(T) = \varphi_{\text{CF-RT}} \left[1 + C(T - T_0)\right] \quad (19)$$

where C is the experimentally calculated temperature coefficient of resistivity and $\varphi_{\text{CF-RT}}$ is the standard CF resistivity at room temperature.

COMSOL Multiphysics Software [147] is used for solving the coupled equations for this RRAM model due to its multiphysics capabilities and ability to handle such simulations.

Bocquet Bipolar Model

Bocquet bipolar model [148] describes the bipolar oxide-based resistive switching memories utilizing a physics-based modeling approach. Bocquet bipolar model describes the electroforming process of RRAM device, in addition to utilizing some of the characteristics from Bocquet unipolar model [149] and modifies them significantly according to the bipolar switching characteristics. In this model, the radius of the CF is the internal state variable which effectively governs the switching rate.

To model the electroforming stage, Bocquet bipolar model utilizes electroforming rate (τ_{Form}) which details the mechanism of conversion to switchable sub-oxide from pristine oxide. The electroforming stage is modeled as [148]:

$$\tau_{\text{form}} = \tau_{\text{form0}} \times \exp\left(\frac{E_{a\text{Form}} - q \times \alpha_s \times V_{\text{cell}}}{k_B \times T}\right) \quad (20)$$

$$\frac{dr_{\text{CFmax}}}{dx} = \frac{r_{\text{work}} - r_{\text{CFmax}}}{\tau_{\text{form}}} \quad (21)$$

where $E_{a\text{Form}}$ is the activation energy for electroforming, $\tau_{\text{form}0}$ is the nominal forming rate, α_s is the charge transfer coefficient, V_{cell} is the voltage applied between the top and bottom electrodes, r_{CF} is the radius of CF which varies from 0 to r_{CFmax} , q is the elementary charge of electron, T is the temperature of the device and k_B is the Boltzmann constant.

The electrochemical redox reaction derived from Butler-Volmer equation [150] is used to describe the SET/RESET operation as [148]:

$$\tau_{\text{Red}} = \tau_{\text{Redox}} \times \exp\left(\frac{E_a - q \times \alpha_s \times V_{\text{cell}}}{k_B \times T}\right) \quad (22)$$

$$\tau_{\text{Ox}} = \tau_{\text{Redox}} \times \exp\left(\frac{E_a + q \times (1 - \alpha_s) \times V_{\text{cell}}}{k_B \times T}\right) \quad (23)$$

Here, τ_{Red} and τ_{Ox} are the reduction and oxidation rates, respectively. τ_{Redox} is the effective reaction rate considering both reduction and oxidation reactions.

The switching rate is obtained by coupling the above two equations as [148]:

$$\frac{dr_{\text{CF}}}{dt} = \frac{r_{\text{CFmax}} - r_{\text{CF}}}{\tau_{\text{red}}} - \frac{r_{\text{CF}}}{\tau_{\text{Ox}}} \quad (24)$$

Bocquet bipolar model is a quite comprehensive model as it includes the temperature effects as well. The local filament temperature is coupled using heat equation and is given in Eq.(25), the temperature considering a cylindrical-shaped filament is given in Eq. (26). The maximum temperature reached into CF at $x = 0$, the middle of the filament is given in Eq. (27) and the equivalent electrical conductivity in the work area (σ_{eq}) is given in Eq. (28).

$$\sigma_x \times F(x)^2 = -k_{th} \cdot \frac{d^2 T(x)}{dx^2} \quad (25)$$

$$T(x) = T_{\text{amb}} + \frac{V_{\text{cell}}^2}{2.L_x^2.k_{th}} \left(\frac{L_x^2}{4} - x^2\right) \sigma_{eq} \quad (26)$$

$$T = T_{\text{amb}} + \frac{V_{\text{cell}}^2}{8.k_{th}} \sigma_{eq} \quad (27)$$

$$\sigma_{eq} = \sigma_{\text{CF}} \cdot \frac{r_{\text{CF}}^2}{r_{\text{work}}^2} - \sigma_{\text{Ox}} \cdot \frac{r_{\text{CFmax}}^2 - r_{\text{CF}}^2}{r_{\text{work}}^2} \quad (28)$$

where (σ_x) is the local electrical conductivity, $F(x)$ is the local electric field, σ_{CF} is the electrical conductivity of the conductive filament, k_{th} is the thermal conductivity and T_{amb} is the ambient temperature.

It must be mentioned here that temperature increases with increase in radius of the CF, resulting in self-accelerated reaction due to a positive feedback loop. The self-limited reaction also referred to as SOFT reset [151], on the other hand, occurs due to the decrease in temperature and radius of the CF during RESET operation.

The total current flowing in OxRRAM is the sum of currents flowing in the conductive area (I_{CF}), the conduction

through switchable sub-oxide ($I_{\text{sub-oxide}}$) and conduction through unswitched pristine oxide (I_{pristine}). The total current is as [148]:

$$I_{\text{cell}} = I_{\text{sub-oxide}} + I_{\text{CF}} + I_{\text{pristine}} \quad (29)$$

$$I_{\text{CF}} = F \cdot \pi \cdot \sigma_{\text{CF}} \cdot r_{\text{CF}}^2 \quad (30)$$

$$I_{\text{sub-oxide}} = F \cdot \pi \cdot \sigma_{\text{Ox}} \cdot (r_{\text{CFmax}}^2 - r_{\text{CF}}^2) \quad (31)$$

$$I_{\text{pristine}} = S_{\text{cell}} \cdot A \cdot F^2 \cdot \exp\left(\frac{-B}{F}\right) \quad (32)$$

$$A = \frac{m_e \cdot q^3}{8\pi \cdot h \cdot m_e^{\text{ox}} \cdot \phi_b} \quad (33)$$

The parameter B_e is the metal-oxide barrier height (ϕ_b)-dependent and is given as [148]:

$$\text{if } \phi_b \geq qL_x F : B_e = \frac{8\pi \sqrt{2m_e^{\text{ox}}}}{3 \times h \times q} \left[\phi_b^{\frac{3}{2}} - (\phi_b - qL_x E)^{\frac{3}{2}} \right]$$

$$\text{otherwise, } B_e = \frac{8\pi \sqrt{2m_e^{\text{ox}}}}{3 \times h \times q} \times \phi_b^{\frac{3}{2}} \quad (34)$$

where m_e and m_e^{ox} are the effective electron masses into the cathode and oxide respectively, $F = \frac{V_{\text{cell}}}{L_x}$ is the electric field across the active layer, h is the Planck constant and S_{cell} is the section of the RRAM cell.

Discrete solutions are required to implement the model in an electrical simulator. This model accounts well in that aspect, making it suitable for simulation involving electrical circuits. This model implements equations in Eldo circuit simulator [152]. The discrete solutions are given as [148]:

$$r_{\text{CFmax}_{i+1}} = (r_{\text{CFmax}_i} - r_{\text{work}}) \times e^{\frac{-\Delta t}{\tau_{\text{form}}}} + r_{\text{work}} \quad (35)$$

$$r_{\text{CF}_{i+1}} = \left(r_{\text{CF}_i} - r_{\text{CFmax}_i} \times \frac{\tau_{eq}}{\tau_{\text{Red}}} \right) \times e^{\frac{-\Delta t}{\tau_{eq}}} + r_{\text{CFmax}_i} \times \frac{\tau_{eq}}{\tau_{\text{Red}}} \quad (36)$$

$$\text{where } \tau_{eq} = \frac{\tau_{\text{Red}} \times \tau_{\text{Ox}}}{\tau_{\text{Red}} + \tau_{\text{Ox}}} \quad (37)$$

This model has been verified against electrical characterization from an HfO₂-based system [153]. An important feature of this model is that it can account effectively for device to device variability [154, 155]. One of the major limitations of this model is the lack of current or voltage threshold.

This section presents in detail various characteristics and features of the RRAM models. A comparative analysis of the RRAM models discussed in this work is presented in Table 5.

Table 5 Comparison of RRAM models

	ASU/Stanford [130]–[132]	Physical electro-thermal model [135]	Huang's physical model [142]	Filament dissolution model [143]–[145]	Bocquet bipolar model [148]
Device type	Bipolar	Bipolar	Bipolar	Unipolar	Bipolar
State variable	Filament gap (g)	Ion concentration	Filament gap (g) and width of CF	Ion concentration	Radius of CF
Control mechanism	Voltage	Voltage	Voltage	Voltage	Voltage
Simulation compatible	SPICE/Verilog	COMSOL	SPICE	COMSOL	SPICE

Applications of RRAM

RRAM is seen as one of the standout candidates among the emerging memory technologies that has the potential for reforming the memory hierarchy primarily due to its high speed, the capability of non-volatile data storage, enhanced storage density and logic computing function. The various novel applications of RRAM are discussed in this section.

Non-volatile Logic

The instruction codes and the data are transferred by making use of buses between various units in a computer system having von Neumann architecture because of the separate computing and memory unit. This data transferring process results increased energy consumption and time delay, which is commonly referred to as 'von Neumann bottleneck'. For reducing the impact of von Neumann bottleneck [156], the computing process which utilizes RRAM crossbar array is suggested which alters the memory and computing operations in the same core. In addition, to obtain high integration density and low cost [157], two-terminal compact device structure of RRAM and its $4F^2$ array architecture are highly beneficial. For example, to obtain simple Boolean logic functions such as 'logic NOT', 'logic AND', and 'logic OR', we require multiple transistors and each single transistor takes $8 - 10F^2$ area. These logic functions can be realized by making use of two or three RRAM cells, resulting in total approximate area of around $10F^2$ only [158].

Till date, several methods have been suggested for realizing Boolean logic functions [159, 160]. Boolean computing is significantly more established compared to existing non-Boolean computing paradigms such as neuromorphic computing and quantum computing. Therefore, energy and cost-efficiency of CPU or MCU can be enhanced without the need to develop new algorithms or software, although there is still a lack of technical solution on how to implement complex computing tasks in a crossbar array. Thus, most of research to date focusses on only basic logic level demonstration as it becomes quite complex to implement a whole computing unit using RRAM array.

Neuromorphic Computing

To overcome 'von Neumann bottleneck', one of the effective ways is brain-inspired neuromorphic computing which has shown promising potential in a wide range of complex and cognitive tasks like visual/audio recognition, self-driving, and real-time big-data analytics. Compared to CMOS-based neuromorphic network, neuromorphic computing based on RRAM-array offers advantages in terms of on-chip weight storage, online training, and scaling up to much larger array size [161–163]. In addition, the processing speed of RRAM improves by three orders of magnitude, whereas the power consumption rate is reduced by four orders of magnitude [164].

For realizing hardware-implemented neuromorphic computing paradigms, two methods are suggested: one among the strategies mimics the structure and working mechanism of biological neural networks while the other method works on accelerating the existing artificial neural network (ANN) algorithms. In a neural network, a synapse is used to transfer spikes between different neurons in addition to storing information about the transferring weights. The information regarding weights can be acquired through certain learning rules such as spike-time-dependent plasticity (STDP) and spike-rate-dependent plasticity (SRDP) [165–167]. Although some of the works reported in the literature have tried to emulate such learning rules on RRAM devices, it is however quite complicated to extend such types of bioinspired learning rules to a complex task as the theoretical algorithm is still lacking.

A practically viable approach is to map an ANN to a RRAM-based neuromorphic network directly. Some advanced tasks such as pattern and speech recognition have been demonstrated based on this method [166–169]. Although very promising, RRAM-based synapse is still far from being applied as various issues such as material optimization, variation suppressing, control circuit design, architecture, and algorithms design for analog computing need to be addressed effectively.

Security Application

The security aspect has become more prominent with rapid developments in the field of information technology; thus, there is a need for hardware-based security-integrated circuits. In contrast to security circuits based on CMOS logic which exploits the random nature of the semiconductor manufacturing process, security circuits based on RRAM are more robust to attacks of various types due to its completely random switching mechanisms [170, 171]. It must be noted that for security applications, larger variation of RRAM device parameters such as random telegraph noise (RTN), resistance variations and probabilistic switching is desirable, which is quite different from memory applications that require a smaller degree of variation among numerous parameters.

A novel security feature commonly referred to as physical unclonable function (PUF) [172], based on RRAM is proposed for device authentication (strong PUF) and key generation (weak PUF) applications. Significantly larger number of input-output pairs [also called challenge-response pair (CRP)] are required for strong PUF, while only a small amount of CRPs of extremely higher reliability are required for weak PUF [173]. Although, PUFs based on RRAM have demonstrated remarkable performance; however, still more practical demonstrations and further evaluations are required to work out the maturity of this new primitive within the field of hardware security.

Non-volatile SRAM

Volatile memory technologies like SRAM and DRAM may consume over half of the static power within the current mobile SoC chips. Thus, to attain fast parallel memory operations, reduced area and low-energy consumption, RRAM-based non-volatile SRAM (nvSRAM) was proposed [174] in which two RRAM cells are stacked on eight transistors, forming an 8T2R structure. Also, non-volatile ternary content-addressable memory (TCAM) having 4T2R cell structure [175] and non-volatile flip flops having reduced stress time and write power based on RRAM have been demonstrated recently [176].

Challenges and Future Outlook

During the past several years, research in the field of emerging memory technologies has grown significantly and several prototype RRAM products have been developed demonstrating the potential for high-speed and low-power embedded memory applications. RRAM is one of the most promising memory technologies because of the advantages of simple structure, compatibility with the existing CMOS technology, good switching speed and ability to scale to the smallest dimensions. As a matter of fact, currently the Flash memory technology is facing difficulties to reduce to lower dimensions and as such RRAM is emerging as a potential replacement especially for fast

operation and medium size storage density memory applications.

One of the most critical aspects that needs to be thoroughly investigated is that of the reliability of RRAM. A mechanism must be developed to ensure the detection of the operation failure of the device. Also designing circuits, e.g. a test element group (TEG) design for robust signal sensing, is one of the critical challenges for the emergence of RRAM devices. To achieve high-density memory operation in RRAM, the 1D1R operation is essential. This can be realized by operating the RRAM device in the unipolar mode. However, in the unipolar operation, higher current is needed for the reset process as compared to that of the bipolar operation. This is due to the fact that thermal effect plays a significant role in the unipolar reset process. Thus, to realize a high-density 1D1R RRAM array, the thermal effects both inside and outside a memory element needs to be considered. Also note that till date, in a single RRAM device, no technology has simultaneously reported fast switching, low power, and stable operation. Although, the endurance of RRAM has been reported as high as 10^{12} [59], it is still not enough to be able to replace DRAM. The RRAM possesses the switching speed fast enough for DRAM replacement and the materials used in the fabrication for RRAM are very similar to that of DRAM, it becomes a critical challenge to improve the endurance characteristics of RRAM. To improve the endurance characteristics, it is necessary to control the oxygen movement between the electrode and the oxide layer at the interface. It is suggested to insert the second metal layer at the interface which can be easily oxidized and acts as an oxygen reservoir to prevent oxygen from penetrating into the electrode during the resistance switching. The most critical challenge hindering RRAM development till date is the proper understanding of the device switching mechanism which is since long being debated by researchers across the globe. The inconsistent switching mechanism of various reported RRAM devices is believed to be because of variation in the fabrication process, and thus, more rigorous analysis is needed in the future for obtaining a better understanding of the switching mechanism of RRAM devices. The aforesaid issues need to be handled effectively before implementing RRAM in future memory applications. Although, RRAM is highly attractive for use in neuromorphic computations, the biggest challenge to industrialize RRAM lies in its ability to tackle the variability issues, not only at nominal operating conditions but also at high temperatures before they can be used in a wide variety of applications.

Conclusion

This review article provides a brief introduction into the advancement of the memory architecture, the current trends and the limitations while providing a valuable

insight into the field of emerging memory technologies. A detailed discussion, highlighting the importance of RRAM, its structure, working mechanism, and classification, has been presented. The key performance parameters and their effect on the RRAM operation has also been detailed within the current manuscript. An elaborate study on the MLC capability of RRAM, along with the methodology have been presented. The manuscript also discusses the important features of the widely accepted RRAM models. The implementation of RRAM for various important applications such as non-volatile logic, neuromorphic computing, security, and non-volatile SRAM have been highlighted. Although, significant success has been achieved in RRAM technology; however, more work is needed as RRAM still suffers from various challenges in terms of high operation current, lower resistance ratios, and reliability issues. More efforts in research should aim to develop methods to achieve faster programming/erasing, lower power consumption, enhancing the storage density by implementing multilevel storage capability and improvement in the fabrication process for enhanced uniformity. In addition, renewed focus should be towards use of RRAM in embedded memory and non-volatile logic applications as breakthroughs in these fields are much more exciting and significant. With continued work and improvements, it is imperative that RRAM devices will be a standout technology for future non-volatile memory applications.

Abbreviations

RRAM: Resistive random access memory; MLC: Multilevel cell; RTN: Random telegraph noise; DRAM: Dynamic random access memory; SRAM: Static random access memory; PCM: Phase change memory; STT-MRAM: Spin-transfer torque resistive random access memory; LRS: Low resistance state; HRS: High resistance state; MTJ: Magnetic tunneling junction; MIM: Metal-insulator-metal; MoM: Metal-oxide-metal; PLD: Pulse laser deposition; ALD: Atomic layer deposition; V_{set} : Set voltage; V_{reset} : Reset voltage; V_f : Forming voltage; I_{CC} : Compliance current; CBRRAM: Conductive bridge resistive random access memory; OxRRAM: Oxygen vacancies resistive random access memory; ECM: Electrochemical metallization memory; VCM: Valence change memory; CF: Conductive filament; BE: Bottom electrode; TEM: Transmission electron microscopy; I-V: Current-voltage; 1T-1R: 1-Transistor 1-RRAM; ANN: Artificial neural network; STDP: Spike-time-dependent plasticity; SRDP: Spike-rate-dependent plasticity; PUF: Physical unclonable function; CRP: Challenge-response-pair; nvSRAM: Non-volatile SRAM; TCAM: Ternary content addressable memory; TEG: Test element group

Acknowledgments

First of all, the authors would like to thank and gratefully acknowledge all corresponding publishers for the kind permission to reproduce their figures and related description used in this review article. This work was supported by the Universiti Teknologi PETRONAS, Malaysia, through the Graduate Assistant (GA) Scheme and the Yayasan Universiti Teknologi PETRONAS (YUTP)-Fundamental Research Grant under the cost center 015LCO-245.

Authors' Contributions

FZ collected and reviewed the references and drafted the first version of the manuscript. TAZ analyzed the draft critically and provided invaluable guidance which gave the article the final shape for publication. FAK actively participated in the discussions during the preparation of the manuscript. All the authors contributed to the revision of the manuscript, and they approved it for publication.

Funding

This work was supported by the Universiti Teknologi PETRONAS, Malaysia, through the Graduate Assistant (GA) Scheme and the Yayasan Universiti Teknologi PETRONAS (YUTP)-Fundamental Research Grant under the cost center 015LCO-245.

Availability of Data and Materials

Not applicable.

Competing Interests

The authors declare that they have no competing interests.

Author details

¹Department of Electrical and Electronics Engineering, Universiti Teknologi Petronas, Seri Iskandar, 32610 Perak, Malaysia. ²Department of Electrical and Electronics Engineering, Universiti Teknologi Petronas, Seri Iskandar, 32610 Perak, Malaysia. ³P.G. Department of Electronics and Instrumentation Technology, University of Kashmir, Srinagar, 190005 Jammu and Kashmir, India.

Received: 19 September 2019 Accepted: 17 March 2020

Published online: 22 April 2020

References

1. Meena JS, Sze SM, Chand U, Tseng TY (2014) Overview of emerging nonvolatile memory technologies. *Nanoscale Res Lett* 9(1):526
2. Pan F, Gao S, Chen C, Song C, Zeng F (2014) Recent progress in resistive random access memories: materials, switching mechanisms, and performance. *Mat Sci Eng R Rep* 83:1–59
3. Wong HSP, Salahuddin S (2015) Memory leads the way to better computing. *Nat Nanotechnol* 10(3):191
4. Yu S (2016) Resistive random access memory (RRAM). *Synth Lect Emerg Eng Technol* 2(5):1–79
5. Wong HSP, Raoux S, Kim S, Liang J, Reifenberg JP, Rajendran B, et al. (2010) Phase change memory. *Proc IEEE* 98(12):2201–2227
6. Burr GW, Breitwisch MJ, Franceschini M, Garetto D, Gopalakrishnan K, Jackson B, et al. (2010) Phase change memory technology. *J Vac Sci Technol B Nanotechnol Microelectron Mater Process Meas Phenom* 28(2):223–262
7. Wuttig M, Yamada N (2007) Phase-change materials for rewriteable data storage. *Nat Mater* 6(11):824–832
8. Apalkov D, Diény B, Slaughter J (2016) Magnetoresistive random access memory. *Proc IEEE* 104(10):1796–1830
9. Diény B, Sousa R, Hérault J, Papusoi C, Prenat G, Ebels U, et al. (2010) Spin-transfer effect and its use in spintronic components. *Int J Nanotechnol* 7(4-8):591–614
10. Chappert A, Fert A, Van Dau FN (2010) The emergence of spin electronics in data storage. In: *Nanoscience And Technology: A Collection of Reviews from Nature Journals*. Co-Published with Macmillan Publishers Ltd, UK. pp 147–157. https://doi.org/10.1142/9789814287005_0015
11. Gupta V, Kapur S, Saurabh S, Grover A (2019) Resistive random access memory: a review of device challenges. *IETE Tech Rev*:1–14. <https://doi.org/10.1080/02564602.2019.1629341>
12. Zhu L, Zhou J, Guo Z, Sun Z (2015) An overview of materials issues in resistive random access memory. *J Materiomics* 1(4):285–295
13. Ielmini D (2016) Resistive switching memories based on metal oxides: mechanisms, reliability and scaling. *Semicond Sci Technol* 31(6):063002
14. Lorenzi P, Rao R, Irrera F (2015) Role of the electrode metal, waveform geometry, temperature, and postdeposition treatment on SET and RESET of HfO₂-based resistive random access memory 1R-cells: experimental aspects. *J Vac Sci Technol B Nanotechnol Microelectron Mater Process Meas Phenom* 33(1):01A107
15. Ye C, Wu J, He G, Zhang J, Deng T, He P, et al. (2016) Physical mechanism and performance factors of metal oxide based resistive switching memory: a review. *J Mater Sci Technol* 32(1):1–11
16. Yang X (2016) Demonstration of ultra-fast switching in nanometallic resistive switching memory devices. *J Nanosci* 2016:1–7. <https://doi.org/10.1155/2016/8132701>
17. Chang TC, Chang KC, Tsai TM, Chu TJ, Sze SM (2016) Resistance random access memory. *Mater Today* 19(5):254–264
18. Su YT, Liu HW, Chen PH, Chang TC, Tsai TM, Chu TJ, et al. (2018) A method to reduce forming voltage without degrading device

- performance in hafnium oxide-based 1T1R resistive random access memory. *IEEE J Electron Devices Soc* 6:341–345
19. La Torre C, Fleck K, Starschich S, Linn E, Waser R, Menzel S (2016) Dependence of the SET switching variability on the initial state in HfO_x-based ReRAM. *Phys Status Solidi A* 213(2):316–319
 20. Feng W, Shima H, Ohmori K, Akinaga H (2016) Investigation of switching mechanism in HfO_x-ReRAM under low power and conventional operation modes. *Sci Rep* 6(1):1–8
 21. Long S, Lian X, Ye T, Cagli C, Perniola L, Miranda E, et al. (2013) Cycle-to-cycle intrinsic RESET statistics in HfO₂-based unipolar RRAM devices. *IEEE Electron Device Lett* 34(5):623–625
 22. Chen W, Lu W, Long B, Li Y, Gilmer D, Bersuker G, et al. (2015) Switching characteristics of W/Zr/HfO₂/TiN ReRAM devices for multi-level cell non-volatile memory applications. *Semicond Sci Technol* 30(7):075002
 23. Philip Wong HS, et al. (2014) Multi-level control of conductive nano-filament evolution in HfO₂ ReRAM by pulse-train operations. *Nanoscale* 6(11):5698–5702
 24. Huang YJ, Shen TH, Lee LH, Wen CY, Lee SC (2016) Low-power resistive random access memory by confining the formation of conducting filaments. *AIP Adv* 6(6):065022
 25. Acharyya D, Hazra A, Bhattacharyya P (2014) A journey towards reliability improvement of TiO₂-based resistive random access memory: a review. *Microelectron Reliab* 54(3):541–560
 26. Lu W, Chen W, Li Y, Jha R (2016) Self current limiting MgO ReRAM devices for low-power non-volatile memory applications. *IEEE J Emerg Sel Topics Circuits Syst* 6(2):163–170
 27. Tsigourakos M, Bousoulas P, Aslanidis V, Skotadis E, Tsoukalas D (2017) Ultra-low power multilevel switching with enhanced uniformity in forming free TiO_{2-x}-based RRAM with embedded Pt nanocrystals. *Phys Status Solidi A* 214(12):700570
 28. Bousoulas P, Stathopoulos S, Tsialoukis D, Tsoukalas D (2016) Low-power and highly uniform 3-b multilevel switching in forming free TiO_{2-x}-based RRAM with embedded Pt nanocrystals. *IEEE Electron Device Lett* 37(7):874–877
 29. Bousoulas P, Tsoukalas D (2016) Understanding the formation of conducting filaments in RRAM through the design of experiments. *Int J High Speed Electron Syst* 25(01n02):640007
 30. Yang L, Kuegeler C, Szot K, Ruediger A, Waser R (2009) The influence of copper top electrodes on the resistive switching effect in TiO₂ thin films studied by conductive atomic force microscopy. *Appl Phys Lett* 95(1):013109
 31. Chen SX, Chang SP, Chang SJ, Hsieh WK, Lin CH (2018) Highly stable ultrathin TiO₂-based resistive random access memory with low operation voltage. *ECS J Solid State Sci Technol* 7(7):Q3183
 32. Prakash A, Deleruyelle D, Song J, Bocquet M, Hwang H (2015) Resistance controllability and variability improvement in a TaO_x-based resistive memory for multilevel storage application. *Appl Phys Lett* 106(23):233104
 33. Maikap J, Dutta P (2014) Self-compliance RRAM characteristics using a novel W/TaO_x/TiN structure. *Nanoscale Res Lett* 9(1):292
 34. Prakash A, Jana D, Maikap S (2013) TaO_x-based resistive switching memories: prospective and challenges. *Nanoscale Res Lett* 8(1):418
 35. Chung YL, Cheng WH, Jeng JS, Chen WC, Jhan SA, Chen JS (2014) Joint contributions of Ag ions and oxygen vacancies to conducting filament evolution of Ag/TaO_x/Pt memory device. *J Appl Phys* 116(16):164502
 36. Prakash A, Park J, Song J, Woo J, Cha EJ, Hwang H (2014) Demonstration of low power 3-bit multilevel cell characteristics in a TaO_x-based RRAM by stack engineering. *IEEE Electron Device Lett* 36(1):32–34
 37. Ma G, Tang X, Zhang H, Zhong Z, Li J, Su H (2015) Effects of stress on resistive switching property of the NiO RRAM device. *Microelectron Eng* 139:43–47
 38. Long S, Cagli C, Ielmini D, Liu M, Sune J (2011) Reset statistics of NiO-based resistive switching memories. *IEEE Electron Device Lett* 32(11):1570–1572
 39. Lee S, Chae S, Chang S, Lee J, Seo S, Kahng B, et al. (2008) Scaling behaviors of reset voltages and currents in unipolar resistance switching. *Appl Phys Lett* 93(21):212105
 40. Nardi F, Ielmini D, Cagli C, Spiga S, Fanciulli M, Goux L, et al. (2010) Sub-10 μ A reset in NiO-based resistive switching memory (RRAM) cells. In: 2010 IEEE International Memory Workshop. IEEE. <https://doi.org/10.1109/imw.2010.5488317>
 41. Huang Y, Shen Z, Wu Y, Wang X, Zhang S, Shi X, et al. (2016) Amorphous ZnO based resistive random access memory. *RSC Adv* 6(22):17867–17872
 42. Seo JW, Baik SJ, Kang SJ, Lim KS (2010) Characteristics of ZnO thin film for the resistive random access memory. *MRS Online Proceedings Library Archive*:1250. <https://doi.org/10.1557/proc-1250-g12-16>
 43. Han Y, Cho K, Kim S (2011) Characteristics of multilevel bipolar resistive switching in Au/ZnO/ITO devices on glass. *Microelectron Eng* 88(8):2608–2610
 44. Chiu FC, Li PW, Chang WY (2012) Reliability characteristics and conduction mechanisms in resistive switching memory devices using ZnO thin films. *Nanoscale Res Lett* 7(1):1–9
 45. Simanjuntak FM, Panda D, Wei KH, Tseng TY (2016) Status and prospects of ZnO-based resistive switching memory devices. *Nanoscale Res Lett* 11(1):368
 46. Chang WY, Lai YC, Wu TB, Wang SF, Chen F, Tsai MJ (2008) Unipolar resistive switching characteristics of ZnO thin films for nonvolatile memory applications. *Appl Phys Lett* 92(2):022110
 47. Chen SX, Chang SP, Hsieh WK, Chang SJ, Lin CC (2018) Highly stable ITO/Zn₂TiO₄/Pt resistive random access memory and its application in two-bit-per-cell. *RSC Adv* 8(32):17622–17628
 48. Zhang S, Long S, Guan W, Liu Q, Wang Q, Liu M (2009) Resistive switching characteristics of MnO_x-based ReRAM. *J Phys D Appl Phys* 42(5):055112
 49. Yang MK, Park JW, Ko TK, Lee JK (2009) Bipolar resistive switching behavior in Ti/MnO₂/Pt structure for nonvolatile memory devices. *Appl Phys Lett* 95(4):042105
 50. Chiu FC, Shih WC, Feng JJ (2012) Conduction mechanism of resistive switching films in MgO memory devices. *J Appl Phys* 111(9):094104
 51. Wu Y, Lee B, Wong HSP (2010) Al₂O₃-Based RRAM using atomic layer deposition (ALD) with 1- μ A RESET current. *IEEE Electron Device Lett* 31(12):1449–1451
 52. Lin CY, Lee DY, Wang SY, Lin CC, Tseng TY (2008) Effect of thermal treatment on resistive switching characteristics in Pt/Ti/Al₂O₃/Pt devices. *Surf Coat Technol* 203(5–7):628–631
 53. Banerjee W, Xu X, Liu H, Lv H, Liu Q, Sun H, et al. (2015) Occurrence of resistive switching and threshold switching in atomic layer deposited ultrathin (2 nm) aluminium oxide crossbar resistive random access memory. *IEEE Electron Device Lett* 36(4):333–335
 54. Wu MC, Jang WY, Lin CH, Tseng TY (2012) A study on low-power, nanosecond operation and multilevel bipolar resistance switching in Ti/ZrO₂/Pt nonvolatile memory with 1T1R architecture. *Semicond Sci Technol* 27(6):065010
 55. Lin CY, Wu CY, Wu CY, Lee TC, Yang FL, Hu C, et al. (2007) Effect of top electrode material on resistive switching properties of ZrO₂ film memory devices. *IEEE Electron Device Lett* 28(5):366–368
 56. Sun B, Liu Y, Liu L, Xu N, Wang Y, Liu X, et al. (2009) Highly uniform resistive switching characteristics of TiN/ZrO₂/Pt memory devices. *J Appl Phys* 105(6):061630
 57. Li Y, Long S, Zhang M, Liu Q, Shao L, Zhang S, et al. (2009) Resistive switching properties of Au/ZrO₂/Ag structure for low-voltage nonvolatile memory applications. *IEEE Electron Device Lett* 31(2):117–119
 58. Wang SY, Lee DY, Tseng TY, Lin CY (2009) Effects of Ti top electrode thickness on the resistive switching behaviors of rf-sputtered ZrO₂ memory films. *Appl Phys Lett* 95(11):112904
 59. Wong HSP, Lee HY, Yu S, Chen YS, Wu Y, Chen PS, et al. (2012) Metal-oxide RRAM. *Proc IEEE* 100(6):1951–1970
 60. Gao S, Song C, Chen C, Zeng F, Pan F (2012) Dynamic processes of resistive switching in metallic filament-based organic memory devices. *J Phys Chem C* 116(33):17955–17959
 61. Son JY, Shin YH, Kim H, Jang HM (2010) NiO resistive random access memory nanocapacitor array on graphene. *ACS Nano* 4(5):2655–2658
 62. Tsai CL, Xiong F, Pop E, Shim M (2013) Resistive random access memory enabled by carbon nanotube crossbar electrodes. *ACS Nano* 7(6):5360–5366
 63. Tang G, Zeng F, Chen C, Liu H, Gao S, Li S, et al. (2013) Resistive switching with self-rectifying behavior in Cu/SiO_x/Si structure fabricated by plasma-oxidation. *J Appl Phys* 113(24):244502
 64. Huang YC, Chou CH, Liao CY, Tsai WL, Cheng HC (2013) High-performance resistive switching characteristics of programmable

- metallization cell with oxidized Cu-Ti electrodes. *Appl Phys Lett* 103(14):142905
65. Goux L, Opsomer K, Degraeve R, Müller R, Detavernier C, Wouters D, et al. (2011) Influence of the Cu-Te composition and microstructure on the resistive switching of Cu-Te/Al₂O₃/Si cells. *Appl Phys Lett* 99(5):053502
 66. Wang JC, Jian DY, Ye YR, Chang LC (2013) Platinum–aluminum alloy electrode for retention improvement of gadolinium oxide resistive switching memory. *Appl Phys A* 113(1):37–40
 67. Lee MJ, Lee D, Cho SH, Hur JH, Lee SM, Seo DH, et al. (2013) A plasma-treated chalcogenide switch device for stackable scalable 3D nanoscale memory. *Nat Commun* 4(1):1–8
 68. Tang G, Zeng F, Chen C, Gao S, Fu H, Song C, et al. (2013) Resistive switching behaviour of a tantalum oxide nanolayer fabricated by plasma oxidation. *Phys Status Solidi (RRL)–Rapid Res Lett* 7(4):282–284
 69. Cao X, Li X, Gao X, Liu X, Yang C, Yang R, et al. (2011) All-ZnO-based transparent resistance random access memory device fully fabricated at room temperature. *J Phys D Appl Phys* 44(25):255104
 70. Zheng K, Sun X, Zhao J, Wang Y, Yu H, Demir HV, et al. (2011) An indium-free transparent resistive switching random access memory. *IEEE Electron Device Lett* 32(6):797–799
 71. Kim HD, An HM, Hong SM, Kim TG (2012) Unipolar resistive switching phenomena in fully transparent SiN-based memory cells. *Semicond Sci Technol* 27(12):125020
 72. Hu Q, Park MR, Abbas H, Kang TS, Yoon TS, Kang CJ (2018) Forming-free resistive switching characteristics in tantalum oxide and manganese oxide based crossbar array structure. *Microelectron Eng* 190:7–10
 73. Govoreanu B, Kar G, Chen Y, Paraschiv V, Kubicek S, Fantini A, et al. (2011) 10x10nm² Hf/HfO_x crossbar resistive RAM with excellent performance, reliability and low-energy operation. In: 2011 International Electron Devices Meeting. IEEE. <https://doi.org/10.1109/iedm.2011.6131652>
 74. Zhao L, Jiang Z, Chen HY, Sohn J, Okabe K, Magyari-Köpe B, et al. (2014) Ultrathin (~2nm) HfO_x as the fundamental resistive switching element: thickness scaling limit, stack engineering and 3D integration. In: 2014 IEEE International Electron Devices Meeting. IEEE. <https://doi.org/10.1109/iedm.2014.7046998>
 75. Akinaga H, Shima H (2010) Resistive random access memory (ReRAM) based on metal oxides. *Proc IEEE* 98(12):2237–2251
 76. Hong X, Loy DJ, Dananjaya PA, Tan F, Ng C, Lew W (2018) Oxide-based RRAM materials for neuromorphic computing. *J Mater Sci* 53(12):8720–8746
 77. Lee JS, Lee S, Noh TW (2015) Resistive switching phenomena: a review of statistical physics approaches. *Appl Phys Rev* 2(3):031303
 78. Yang X, Long S, Zhang K, Liu X, Wang G, Lian X, et al. (2013) Investigation on the RESET switching mechanism of bipolar Cu/HfO₂/Pt RRAM devices with a statistical methodology. *J Phys D Appl Phys* 46(24):245107
 79. Wang G, Long S, Zhang M, Li Y, Xu X, Liu H, et al. (2014) Operation methods of resistive random access memory. *Sci China Technol Sci* 57(12):2295–2304
 80. Waser R (2009) Resistive non-volatile memory devices. *Microelectron Eng* 86(7–9):1925–1928
 81. Lee H, Chen P, Wu T, Chen Y, Wang C, Tzeng P, et al. (2008) Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO₂ based RRAM. In: 2008 IEEE International Electron Devices Meeting. IEEE. <https://doi.org/10.1109/iedm.2008.4796677>
 82. Chen L, Gou HY, Sun QQ, Zhou P, Lu HL, Wang PF, et al. (2011) Enhancement of resistive switching characteristics in Al₂O₃-based RRAM with embedded ruthenium nanocrystals. *IEEE Electron Device Lett* 32(6):794–796
 83. Yu S, Wu Y, Chai Y, Provine J, Wong HSP (2011) Characterization of switching parameters and multilevel capability in HfO_x/AlO_x Bi-layer RRAM devices. In: Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications. IEEE. <https://doi.org/10.1109/vtsa.2011.5872251>
 84. Hsu CW, Wang IT, Lo CL, Chiang MC, Jang WY, Lin CH, et al. (2013) Self-rectifying bipolar TaO_x/TiO₂ RRAM with superior endurance over 10¹² cycles for 3D high-density storage-class memory. In: 2013 Symposium on VLSI Technology. IEEE. pp T166–T167
 85. Chand U, Huang CY, Jieng JH, Jang WY, Lin CH, Tseng TY (2015) Suppression of endurance degradation by utilizing oxygen plasma treatment in HfO₂ resistive switching memory. *Appl Phys Lett* 106(15):153502
 86. Park MR, Abbas Y, Hu Q, Yoon TS, Choi YJ, Kang CJ (2015) Resistive switching characteristics of tantalum oxide thin film and titanium oxide nanoparticles hybrid structure. *J Nanosci Nanotechnol* 15(11):8613–8616
 87. Woo J, Belmonte A, Redolfi A, Hwang H, Jurczak M, Goux L (2016) Introduction of WO₃ layer in a Cu-based Al₂O₃ conductive bridge RAM system for robust cycling and large memory window. *IEEE J Electron Devices Soc* 4(3):163–166
 88. Chen YC, Chang YF, Wu X, Zhou F, Guo M, Lin CY, et al. (2017) Dynamic conductance characteristics in HfO₂ based resistive random access memory. *RSC Adv* 7(21):12984–12989
 89. Bousoulas P, Giannopoulos I, Asenov P, Karageorgiou I, Tsoukalas D (2017) Investigating the origins of high multilevel resistive switching in forming free Ti/TiO_{2-x}-based memory devices through experiments and simulations. *J Appl Phys* 121(9):094501
 90. Wu Q, Banerjee W, Cao J, Ji Z, Li L, Liu M (2018) Improvement of durability and switching speed by incorporating nanocrystals in the HfO_x based resistive random access memory devices. *Appl Phys Lett* 113(2):023105
 91. Kumar D, Aluguri R, Chand U, Tseng T (2017) Metal oxide resistive switching memory: materials, properties and switching mechanisms. *Ceram Int* 43:5547–5556
 92. Kozicki MN, Barnaby HJ (2016) Conductive bridging random access memory—materials, devices and applications. *Semicond Sci Technol* 31(11):113001
 93. Valov I, Waser R, Jameson JR, Kozicki MN (2011) Electrochemical metallization memories—fundamentals, applications, prospects. *Nanotechnology* 22(25):254003
 94. Goux L, Valov I (2016) Electrochemical processes and device improvement in conductive bridge RAM cells. *Phys Stat Solidi A* 213(2):274–288
 95. Waser R, Aono M (2007) BNanoionics-based resistive switching memories. *Nat Mater* 6:833–840
 96. Feng P, Chao C, Wang Zs, Yang Yc, Jing Y, Fei Z (2010) Nonvolatile resistive switching memories—characteristics, mechanisms and challenges. *Prog Nat Sci Mater Int* 20:1–15
 97. Zhu D, Li Y, Shen W, Zhou Z, Liu L, Zhang X (2017) Resistive random access memory and its applications in storage and nonvolatile logic. *J Semicond* 38(7):071002
 98. Prakash A, Hwang H (2016) Multilevel cell storage and resistance variability in resistive random access memory. *Phys Sci Rev* 1:6
 99. Goux L, Sankaran K, Kar G, Jossart N, Opsomer K, Degraeve R, et al. (2012) Field-driven ultrafast sub-NS programming in W Al₂O₃ Ti CuTe-based 1T1R CBRAM system. In: 2012 Symposium on VLSI Technology (VLSIT). IEEE. <https://doi.org/10.1109/vlsit.2012.6242465>
 100. Lim S, Yoo J, Song J, Woo J, Park J, Hwang H (2016) Excellent threshold switching device (*I*_{OFF} ~ 1 pA) with atom-scale metal filament for steep slope (< 5 mV/dec), ultra low voltage (VDD = 0.25 V) FET applications. In: 2016 IEEE International Electron Devices Meeting (IEDM). IEEE. <https://doi.org/10.1109/iedm.2016.7838543>
 101. Lanza M, Wong HSP, Pop E, Ielmini D, Strukov D, Regan BC, et al. (2019) Recommended methods to study resistive switching devices. *Adv Electron Mater* 5(1):800143
 102. Fantini A, Goux L, Redolfi A, Degraeve R, Kar G, Chen YY, et al. (2014) Lateral and vertical scaling impact on statistical performances and reliability of 10nm TiN/Hf (Al) O₂/Hf/TiN RRAM devices. In: 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers. IEEE. <https://doi.org/10.1109/vlsit.2014.6894433>
 103. Chen Y, Lee H, Chen P, Gu P, Chen C, Lin W, et al. (2009) Highly scalable hafnium oxide memory with improvements of resistive distribution and read disturb immunity. In: 2009 IEEE International Electron Devices Meeting (IEDM). IEEE. <https://doi.org/10.1109/iedm.2009.5424411>
 104. Hayakawa Y, Himeno A, Yasuhara R, Boullart W, Vecchio E, Vandeweyer T, et al. (2015) Highly reliable TaO_x ReRAM with centralized filament for 28-nm embedded application 2015 Symposium on VLSI Technology (VLSI Technology). IEEE. <https://doi.org/10.1109/vlsit.2015.7223684>
 105. Chen C, Goux L, Fantini A, Redolfi A, Clima S, Degraeve R, et al. (2014) Understanding the impact of programming pulses and electrode materials on the endurance properties of scaled Ta₂O₅ RRAM cells. In: 2014 IEEE International Electron Devices Meeting. IEEE. <https://doi.org/10.1109/iedm.2014.7047049>
 106. Goux L, Fantini A, Redolfi A, Chen C, Shi F, Degraeve R, et al. (2014) Role of the Ta scavenger electrode in the excellent switching control and

- reliability of a scalable low-current operated TiN/Ta₂O₅/Ta RRAM device. In: 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers. IEEE. <https://doi.org/10.1109/vlsit.2014.6894401>
107. Gonzalez-Cordero G, Jimenez-Molinos F, Roldán JB, González MB, Campabadal F (2017) In-depth study of the physics behind resistive switching in TiN/Ti/HfO₂/W structures. *J Vac Sci Technol B Nanotechnol Microelectron Mater Process Meas Phenom* 35(1):01A110
 108. Guan W, Long S, Jia R, Liu M (2007) Nonvolatile resistive switching memory utilizing gold nanocrystals embedded in zirconium oxide. *Appl Phys Lett* 91(6):062111
 109. Yu S, Gao B, Dai H, Sun B, Liu L, Liu X, et al. (2009) Improved uniformity of resistive switching behaviors in HfO₂ thin films with embedded Al layers. *Electrochem Solid State Lett* 13(2):H36
 110. Butcher B, Bersuker G, Young-Fisher K, Gilmer D, Kalantarian A, Nishi Y, et al. (2012) Hot forming to improve memory window and uniformity of low-power HfO_x-based RRAMs. In: 2012 4th IEEE International Memory Workshop. IEEE. <https://doi.org/10.1109/imw.2012.6213647>
 111. Walczyk C, Walczyk D, Schroeder T, Bertaud T, Sowinska M, Lukosius M, et al. (2011) Impact of temperature on the resistive switching behavior of embedded HfO₂-based RRAM devices. *IEEE Trans Electron Devices* 58(9):3124–3131
 112. Fang Z, Yu H, Liu W, Pey K, Li X, Wu L, et al. (2010) Bias temperature instability of binary oxide based ReRAM. In: 2010 IEEE International Reliability Physics Symposium. IEEE. <https://doi.org/10.1109/irps.2010.5488697>
 113. Fang Z, Yu H, Liu W, Wang Z, Tran X, Gao B, et al. (2010) Temperature instability of resistive switching on HfO_x-based RRAM devices. *IEEE Electron Device Lett* 31(5):476–478
 114. Wang C, Wu H, Gao B, Zhang T, Yang Y, Qian H (2018) Conduction mechanisms, dynamics and stability in ReRAMs. *Microelectron Eng* 187:121–133
 115. Terai M, Sakotsubo Y, Saito Y, Kotsuji S, Hada H (2009) Effect of bottom electrode of ReRAM with Ta₂O₅/TiO₂ stack on RTN and retention. In: 2009 IEEE International Electron Devices Meeting (IEDM). IEEE. <https://doi.org/10.1109/iedm.2009.5424226>
 116. Kim S, Zhou J, Lu WD (2014) Crossbar RRAM arrays: selector device requirements during write operation. *IEEE Trans Electron Devices* 61(8):2820–2826
 117. Park SG, Yang MK, Ju H, Seong DJ, Lee JM, Kim E, et al. (2012) A non-linear ReRAM cell with sub- μ A ultralow operating current for high density vertical resistive memory (VRRAM). In: 2012 International Electron Devices Meeting. IEEE. <https://doi.org/10.1109/iedm.2012.6479084>
 118. Russo U, Kamalanathan D, Ielmini D, Lacaíta AL, Kozicki MN (2009) Study of multilevel programming in programmable metallization cell (PMC) memory. *IEEE Trans Electron Devices* 56(5):1040–1047
 119. Chen Z, Huang W, Zhao W, Hou C, Ma C, Liu C, et al. (2019) Ultrafast multilevel switching in Au/YIG/n-Si RRAM. *Adv Electron Mater* 5(2):1800418
 120. Liu JC, Hsu CW, Wang IT, Hou TH (2015) Categorization of multilevel-cell storage-class memory: an RRAM example. *IEEE Trans Electron Devices* 62(8):2510–2516
 121. Wang SY, Huang CW, Lee DY, Tseng TY, Chang TC (2010) Multilevel resistive switching in Ti/Cu_xO/Pt memory devices. *J Appl Phys* 108(11):114110
 122. Terai M, Sakotsubo Y, Kotsuji S, Hada H (2010) Resistance controllability of Ta₂O₅/TiO₂ stack ReRAM for low-voltage and multilevel operation. *IEEE Electron Device Lett* 31(3):204–206
 123. Yang Y, Chen C, Zeng F, Pan F (2010) Multilevel resistance switching in Cu/TaO_x/Pt structures induced by a coupled mechanism. *J Appl Phys* 107(9):093701
 124. Kim W, Menzel S, Wouters D, Waser R, Rana V (2016) 3-Bit multilevel switching by deep reset phenomenon in Pt/W/TaO_x/Pt-ReRAM devices. *IEEE Electron Device Lett* 37(5):564–567
 125. Long B, Li Y, Jha R (2012) Switching characteristics of Ru/HfO₂/TiO_{2-x}/Ru RRAM devices for digital and analog nonvolatile memory applications. *IEEE Electron Device Lett* 33(5):706–708
 126. Balatti S, Ambrogio S, Gilmer DC, Ielmini D (2013) Set variability and failure induced by complementary switching in bipolar RRAM. *IEEE Electron Device Lett* 34(7):861–863
 127. Sedghi N, Li H, Brunell I, Dawson K, Potter R, Guo Y, et al. (2017) The role of nitrogen doping in ALD Ta₂O₅ and its influence on multilevel cell switching in RRAM. *Appl Phys Lett* 110(10):102902
 128. Yu S, Wu Y, Wong HSP (2011) Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory. *Appl Phys Lett* 98(10):103514
 129. Panda D, Sahu PP, Tseng TY (2018) A collective study on modeling and simulation of resistive random access memory. *Nanoscale Res Lett* 13(1):8
 130. Guan X, Yu S, Wong HSP (2012) A SPICE compact model of metal oxide resistive switching memory with variations. *IEEE Electron Device Lett* 33(10):1405–1407
 131. Jiang Z, Yu S, Wu Y, Engel JH, Guan X, Wong HSP (2014) Verilog-A compact model for oxide-based resistive random access memory (RRAM). In: 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD). IEEE. <https://doi.org/10.1109/sispad.2014.6931558>
 132. Chen PY, Yu S (2015) Compact modeling of RRAM devices and its applications in 1T1R and 1S1R array design. *IEEE Trans Electron Devices* 62(12):4022–4028
 133. Yu S, Guan X, Wong HSP (2012) On the switching parameter variation of metal oxide RRAM—part II: model corroboration and device design strategy. *IEEE Trans Electron Devices* 59(4):1183–1188
 134. Yu S, Gao B, Fang Z, Yu H, Kang J, Wong HSP (2012) A neuromorphic visual system using RRAM synaptic devices with sub-pJ energy and tolerance to variability: experimental characterization and large-scale modeling. In: 2012 International Electron Devices Meeting. IEEE. <https://doi.org/10.1109/iedm.2012.6479018>
 135. Kim S, Kim SJ, Kim KM, Lee SR, Chang M, Cho E, et al. (2013) Physical electro-thermal model of resistive switching in bi-layered resistance-change memory. *Sci Rep* 3:1680
 136. Lee MJ, Lee CB, Lee D, Lee SR, Chang M, Hur JH, et al. (2011) A fast, high endurance and scalable non-volatile memory device made from asymmetric Ta₂O_{5-x}/TaO_{2-x} bilayer structures. *Nat Mater* 10(8):625–630
 137. Park TH, Song SJ, Kim HJ, Kim SG, Chung S, Kim BY, et al. (2015) Thickness effect of ultra-thin Ta₂O₅ resistance switching layer in 28 nm-diameter memory cell. *Sci Rep* 5:15965
 138. Chen C, Goux L, Fantini A, Redolfi A, Clima S, Degraeve R, et al. (2014) Understanding the impact of programming pulses and electrode materials on the endurance properties of scaled Ta₂O₅ RRAM cells. In: 2014 IEEE International Electron Devices Meeting. IEEE. <https://doi.org/10.1109/iedm.2014.7047049>
 139. Larentis S, Nardi F, Balatti S, Gilmer DC, Ielmini D (2012) Resistive switching by voltage-driven ion migration in bipolar RRAM—part II: modeling. *IEEE Trans Electron Devices* 59(9):2468–2475
 140. Mott NF, Gurney RW (1948) Electronic processes in ionic crystals
 141. Huang P, Liu X, Li W, Deng Y, Chen B, Lu Y, et al. (2012) A physical based analytic model of RRAM operation for circuit simulation. In: 2012 International Electron Devices Meeting. IEEE. <https://doi.org/10.1109/iedm.2012.6479110>
 142. Huang P, Liu XY, Chen B, Li HT, Wang YJ, Deng YX, et al. (2013) A physics-based compact model of metal-oxide-based RRAM DC and AC operations. *IEEE Trans Electron Devices* 60(12):4090–4097
 143. Russo U, Ielmini D, Cagli C, Lacaíta AL (2009) Filament conduction and reset mechanism in NiO-based resistive-switching memory (RRAM) devices. *IEEE Trans Electron Devices* 56(2):186–192
 144. Russo U, Ielmini D, Cagli C, Lacaíta AL (2009) Self-accelerated thermal dissolution model for reset programming in unipolar resistive-switching memory (RRAM) devices. *IEEE Trans Electron Devices* 56(2):193–200
 145. Russo U, Ielmini D, Cagli C, Lacaíta AL, Spiga S, Wiemer C, et al. (2007) Conductive-filament switching analysis and self-accelerated thermal dissolution model for reset in NiO-based RRAM. In: 2007 IEEE International Electron Devices Meeting. IEEE. <https://doi.org/10.1109/iedm.2007.4419062>
 146. Nardi F, Larentis S, Balatti S, Gilmer DC, Ielmini D (2012) Resistive switching by voltage-driven ion migration in bipolar RRAM—part I: experimental study. *IEEE Trans Electron Devices* 59(9):2461–2467
 147. Multiphysics C (1998) Introduction to COMSOL multiphysics®. COMSOL Multiphysics, Burlington, MA, accessed Feb 9:2018

148. Bocquet M, Aziza H, Zhao W, Zhang Y, Onkaraiah S, Muller C, et al. (2014) Compact modeling solutions for oxide-based resistive switching memories (OxRAM). *J Low Power Electron Appl* 4(1):1–14
149. Bocquet M, Deleruyelle D, Muller C, Portal JM (2011) Self-consistent physical modeling of set/reset operations in unipolar resistive-switching memories. *Appl Phys Lett* 98(26):263507
150. Bard AJ, Faulkner LR, et al. (2001) *Fundamentals and applications: electrochemical methods*. Wiley, New York
151. Diokh T, Le-Roux E, Jeannot S, Gros-Jean M, Candelier P, Nodin J, et al. (2013) Investigation of the impact of the oxide thickness and RESET conditions on disturb in HfO₂-RRAM integrated in a 65nm CMOS technology. In: 2013 IEEE International Reliability Physics Symposium (IRPS). IEEE. <https://doi.org/10.1109/irps.2013.6532043>
152. Mentor Graphics (2005) Eldo User's Manual. Software Version 6.6_1 Release 2005.3
153. Cabout T, Perniola L, Jousseau V, Grampeix H, Nodin J, Toffoli A, et al. (2013) Temperature impact (up to 200° C) on performance and reliability of HfO₂-based RRAMs. In: 2013 5th IEEE International Memory Workshop. IEEE. <https://doi.org/10.1109/imw.2013.6582112>
154. Chen A, Lin MR (2011) Variability of resistive switching memories and its impact on crossbar array performance. In: 2011 International Reliability Physics Symposium. IEEE. <https://doi.org/10.1109/irps.2011.5784590>
155. Cabout T, Buckley J, Cagli C, Jousseau V, Nodin JF, De Salvo B, et al. (2012) Resistance switching variability in HfO₂-based memory structures with different electrodes. In: EMRS Spring Meeting 2012, May 2012, Strasbourg France
156. Li H, Gao B, Chen Z, Zhao Y, Huang P, Ye H, et al. (2015) A learnable parallel processing architecture towards unity of memory and computing. *Sci Rep* 5:13330
157. Yang JJ, Strukov DB, Stewart DR (2013) Memristive devices for computing. *Nat Nanotechnol* 8(1):13
158. Gao S, Zeng F, Wang M, Wang G, Song C, Pan F (2015) Implementation of complete Boolean logic functions in single complementary resistive switch. *Sci Rep* 5:15467
159. Rosezin R, Linn E, Kugeler C, Bruchhaus R, Waser R (2011) Crossbar logic using bipolar and complementary resistive switches. *IEEE Electron Device Lett* 32(6):710–712
160. Balatti S, Ambrogio S, Ielmini D (2015) Normally-off logic based on resistive switches—part I: logic gates. *IEEE Trans Electron Devices* 62(6):1831–1838
161. Prezioso M, Merrih-Bayat F, Hoskins B, Adam GC, Likharev KK, Strukov DB (2015) Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature* 521(7550):61–64
162. Yu S, Gao B, Fang Z, Yu H, Kang J, Wong HSP (2013) A low energy oxide-based electronic synaptic device for neuromorphic visual systems with tolerance to device variation. *Adv Mater* 25(12):1774–1779
163. Chen Z, Gao B, Zhou Z, Huang P, Li H, Ma W, et al. (2015) Optimized learning scheme for grayscale image recognition in a RRAM based analog neuromorphic system. In: 2015 IEEE International Electron Devices Meeting (IEDM). IEEE. pp 17–7. <https://doi.org/10.1109/IEDM.2015.7409722>
164. Wu H, Wang XH, Gao B, Deng N, Lu Z, Haukness B, et al. (2017) Resistive random access memory for future information processing system. *Proc IEEE* 105(9):1770–1789
165. Du C, Ma W, Chang T, Sheridan P, Lu WD (2015) Biorealistic implementation of synaptic functions with oxide memristors through internal ionic dynamics. *Adv Funct Mater* 25(27):4290–4299
166. Prezioso M, Bayat FM, Hoskins B, Likharev K, Strukov D (2016) Self-adaptive spike-time-dependent plasticity of metal-oxide memristors. *Sci Rep* 6(1):1–6
167. He W, Huang K, Ning N, Ramanathan K, Li G, Jiang Y, et al. (2014) Enabling an integrated rate-temporal learning scheme on memristor. *Sci Rep* 4:4755
168. Park S, Kim H, Choo M, Noh J, Sheri A, Jung S, et al. (2012) RRAM-based synapse for neuromorphic system with pattern recognition function. In: 2012 international electron devices meeting. IEEE. <https://doi.org/10.1109/iedm.2012.6479016>
169. Yu S, Gao B, Fang Z, Yu H, Kang J, Wong HSP (2013) Stochastic learning in oxide binary synaptic device for neuromorphic computing. *Front Neurosci* 7:186
170. Chen A (2015) Comprehensive assessment of RRAM-based PUF for hardware security applications. In: 2015 IEEE International Electron Devices Meeting (IEDM). IEEE. <https://doi.org/10.1109/iedm.2015.7409672>
171. Gao Y, Ranasinghe DC, Al-Sarawi SF, Kavehei O, Abbott D (2015) Memristive crypto primitive for building highly secure physical unclonable functions. *Sci Rep* 5:12785
172. Nakayama M (2017) ReRAM technologies: applications and outlook. In: 2017 IEEE International Memory Workshop (IMW). IEEE. <https://doi.org/10.1109/imw.2017.7939099>
173. Liu R, Wu H, Pang Y, Qian H, Yu S (2015) Experimental characterization of physical unclonable function based on 1 kb resistive random access memory arrays. *IEEE Electron Device Lett* 36(12):1380–1383
174. Chiu PF, Chang MF, Wu CW, Chuang CH, Sheu SS, Chen YS, et al. (2012) Low store energy, low VDDmin, 8T2R nonvolatile latch and SRAM with vertical-stacked resistive memory (memristor) devices for low power mobile applications. *IEEE J Solid State Circ* 47(6):1483–1496
175. Huang LY, Chang MF, Chuang CH, Kuo CC, Chen CF, Yang GH, et al. (2014) ReRAM-based 4T2R nonvolatile TCAM with 7x NVM-stress reduction, and 4x improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing. In: 2014 Symposium on VLSI Circuits Digest of Technical Papers. IEEE. <https://doi.org/10.1109/vlsic.2014.6858404>
176. Lo CP, Chen WH, Wang Z, Lee A, Hsu KH, Su F, et al. (2016) A ReRAM-based single-NVM nonvolatile flip-flop with reduced stress-time and write-power against wide distribution in write-time by using self-write-termination scheme for nonvolatile processors in IoT era. In: 2016 IEEE International Electron Devices Meeting (IEDM). IEEE. <https://doi.org/10.1109/iedm.2016.7838430>

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Submit your manuscript to a SpringerOpen[®] journal and benefit from:

- Convenient online submission
- Rigorous peer review
- Open access: articles freely available online
- High visibility within the field
- Retaining the copyright to your article

Submit your next manuscript at ► [springeropen.com](https://www.springeropen.com)