

*Article*

# **Facile Synthesis of Solution-Processed Silica and Polyvinyl Phenol Hybrid Dielectric for Flexible Organic Transistors**

## **Xiong Chen <sup>1</sup> , Yu Zhang 1,2, Xiangfeng Guan <sup>1</sup> and Hao Zhang 1,\***

- <sup>1</sup> Organic optoelectronics research center in Fujian Universities, College of electronics and information science, Fujian Jiangxia University, Fuzhou 350108, China; chenxiong@fjjxu.edu.cn (X.C.); zhangyu@fjjxu.edu.cn (Y.Z.); xfguan@fjjxu.edu.cn (X.G.)
- <sup>2</sup> College of Materials Science and Engineering, Shanghai University, Shanghai 200444, China
- **\*** Correspondence: zhangh@fjjxu.edu.cn

Received: 6 April 2020; Accepted: 20 April 2020; Published: 23 April 2020



**Abstract:** A high-quality dielectric layer is essential for organic thin-film transistors (OTFTs) operated at a low-power consumption level. In this study, a facile improved technique for the synthesis of solution-processed silica is proposed. By optimizing the synthesis and processing technique fewer pores were found on the surface of the film, particularly no large holes were observable after improving the annealing process, and the improved solution–gelation (sol–gel)  $SiO<sub>x</sub>$  dielectric achieved a higher breakdown strength (1.6 MV/cm) and lower leakage current density ( $10^{-8}$  A/cm<sup>2</sup> at 1.5 MV/cm). Consequently, a pentacene based OTFT with a high field effect mobility ( $\sim$ 1.8 cm<sup>2</sup>/Vs), a low threshold voltage (−1.7 V), a steeper subthreshold slope (~0.4 V/dec) and a relatively high on/off ratio (~10<sup>5</sup>) was fabricated by applying a hybrid gate insulator which consisted of improved sol–gel  $SiO<sub>x</sub>$  and polyvinyl phenol (PVP). This could be ascribed to both the high k of  $SiO<sub>x</sub>$  and the smoother, hydrophobic dielectric surface with low trap density, which was proved by atomic force microscopy (AFM) and a water contact angle test, respectively. Additionally, we systematically studied and evaluated the stability of devices in the compressed state. The devices based on dielectric fabricated by conventional sol–gel processes were more susceptible to the curvature. While the improved device presented an excellent mechanic strength, it could still function at the higher bending compression without a significant degradation in performance. Thus, this solution-process technology provides an effective approach to fabricate high-quality dielectric and offers great potential for low-cost, fast and portable organic electronic applications.

**Keywords:** sol–gel method; silica; high dielectric constant; organic thin film transistors

## **1. Introduction**

In recent years, the search for a technology diverging from the conventional rigid silicon technology has intensely stimulated fundamental scientific and technological research efforts [\[1–](#page-8-0)[4\]](#page-8-1). These efforts may take organic thin film transistors (OTFTs) fabricated on the unbreakable substrates as viable alternatives to amorphous Si-based devices. How to improve the device performance of OTFTs is still a challenge for speeding up its practical application. In particular, as a key parameter threshold voltage (*Vth*), which is especially important for portable electronics, needs to be further decreased. As we know, the surface properties and the dielectric constant (*k*) of gate insulators play a dominant role in threshold voltage. The surface properties have a strong influence on the trap–state density related to the threshold voltage [\[5,](#page-8-2)[6\]](#page-8-3). The k value of a gate insulator directly determines the capacitance value, which leads to the change of threshold voltage [\[7\]](#page-8-4). As a kind of classic dielectric material, silicon with thermal oxide  $(SiO<sub>2</sub>)$  has been widely used as the gate insulator in OTFTs. It also provides a



high-quality substrate (smooth surface and relatively good thermal and chemical stability) to grow organic, semiconducting thin-film. However, the  $SiO<sub>2</sub>$  thin-film is usually prepared on the Si wafer by thermal oxidation techniques which possess some limitations in mass production and in realization in large-area electronics, in particular it is not suitable for those flexible devices processed at low temperatures. Moreover, the low k of  $SiO<sub>2</sub>$  (~3.0) also brings a high threshold voltage that is unfavorable for practical applications.

In this case, a facile solution-process that has the two advantages of low-temperature and a large-area process is attractive. Solution-processed metal oxide semiconductors have made enormous progress in the past few years [\[8](#page-8-5)[–10\]](#page-8-6). However, the film prepared by the solution method has the general problem of a large leakage current, especially for the silica film prepared by solution–gelation (sol–gel) [\[11,](#page-8-7)[12\]](#page-8-8). Due to the holes or pores generated during film preparation, the switching current of related devices is relatively low at present. Meanwhile, there is no relevant research on whether the silica film prepared by solution processing is suitable for the bending requirements of emerging electronics.

In this work, we propose a facile solution processing technique for synthesis of silica by optimizing the synthesis and processing, fabricating a high-quality hybrid dielectric (improved sol-gel SiO*x*/PVP) for organic transistors. The resulting OTFT device exhibits a low threshold voltage (~−1.7 V) and subthreshold slope (~0.4 V/dec), a relatively high on/off ratio (~10<sup>5</sup>). Moreover, we systematically studied and tested the stability of devices fabricated by the improved solution method in the flexible state.

#### **2. Materials and Methods**

### *2.1. Materials Synthetic*

Reagent graded chemicals of Tetraethylorthosilicate (TEOS), isopropyl alcohol, nitric acid and distilled water were used as starting materials to prepare the solution. At the beginning, 2.5 mL of TEOS was dissolved in 15 mL of isopropyl alcohol for 60 min. 1 mL of distilled water was then mixed up and added to 0.2 mL of acetic acid for catalysis. After stirring for 60 min, a clear solution was formed. The time and temperature for stirring and annealing have an important influence on the synthesis of materials, so these parameters must be precisely controlled and consistent in the synthesis of all samples. PVP (polyvinyl phenol, Mw~25,000) (20 wt%) and poly (melamine-co-formaldehyde) (MMF) (10 wt%) were dissolved in propylene glycol monomethyoether acetate (PGMEA). The MMF was used herein as the cross-linker of PVP to remove its hydroxyl groups.

#### *2.2. Device Fabrication*

The conversion of the sol−gel to the substrates was adopted as follows: firstly, the prepared sol−gel solution was dropped onto the substrates and spin-coated at 3000 rpm for 30 s; next, the substrates were placed on a hot plate at 120 °C for 1 h and then the resulting film was cross-linked under UV light for 10 min in the ozone cleaner. To improve the quality of sol–gel film, we controlled the heating temperature and prolonged the film formation process (60 ℃ for 12 h) in which the contained water and solvent were slowly evaporated. The final curing was done for 1 h at 120 ◦C. For comparison, an ultra-thin film of PVP  $(\sim 20 \text{ nm})$  was additionally spin-coated onto the improved sol–gel film as a hybrid dielectric layer.

Bottom-gate, top-contact OTFTs were fabricated on a polyimide (PI) substrate for flexibility tests. The corresponding device configuration is shown in Figure [1.](#page-2-0) Initially, aluminum  $(\sim 100 \text{ nm})$  serving as the gate electrode was deposited by thermal evaporation on the PI substrate, which was treated with ultraviolet (UV) ozone for 3 min. The sol–gel SiO*x* and PVP solution were deposited onto the substrate by spin-coating in a glove box filled with nitrogen. The thicknesses of SiO*x* and PVP were 150 and 20 nm as measured by profilometer, respectively. Two thermal treatment steps were used in the process of  $SiO_x$  (120 °C for 1 h,) and PVP (120 °C for 1 h). Afterward, the n-type pentacene (Sigma Aldrich, Shanghai, China) ( $\sim$ 40 nm) was then deposited at a rate of approximately 1 Å/s under

a background pressure of  $10^{-4}$  Pa. The wafers were then rapidly transferred to a vacuum chamber to define the source and drain contacts by thermally evaporating Au (~30 nm) through a shadow mask define the source and drain contacts by thermally evaporating Au (~30 nm) through a shadow mask with a background pressure of 10−<sup>4</sup> Pa. The width and length of the device channel were defined as with a background pressure of 10−4 Pa. The width and length of the device channel were defined as 1500 and 50 µm, respectively. 1500 and 50 μm, respectively.

<span id="page-2-0"></span>

**Figure 1.** The schematic structures of fabricated organic thin film transistors (OTFTs) device based on **Figure 1.** The schematic structures of fabricated organic thin film transistors (OTFTs) device based on polyimide (PI) substrate. polyimide (PI) substrate.

## *2.3. Device Characterization 2.3. Device Characterization*

 $(XRD)$  instrument (Rigagu, Tokyo, Japan) over the 2θ of 10 $\degree$  to 80 $\degree$ . The surface energies of insulators were established by measuring the contact angle using a kino SL200 KS goniometer (Kino, NY, USA). of insulators were established by measuring the contact angle using a kino SL200 KS goniometer Electrical characteristics of OTFTs were performed by a Keithley 4200-SCS semiconductor parameter analyzer (Tektronix, Johnston, OH, USA) in ambient. The atomic force microscopy (AFM) images were  $s_{\text{initial}}$  and  $\sim$   $\text{FII}$  and  $\text{FII}$  and  $\text{FII}$  is a microscopy (HITACHI Takes Inner) in taming mode. obtained by an SPI 400 atomic force microscope (HITACHI, Tokyo, Japan) in tapping mode. Crystal phase structures of the pentacene were characterized by an MiniFlex 600 X-ray diffraction

## 3. Results and Discussion

A topographical characterization of the dielectric films is depicted in Figure [2.](#page-3-0) By the conventional depth of 30 nm, and we even found two of these holes with an area of ~0.8  $\mu$ m × 0.8  $\mu$ m (Figure [2a](#page-3-0)). During processing, small particles are formed that are dispersed in the liquid. They agglomerate to form a three-dimensional network of Si−O−Si bonds and is designated as a gel, the structure of the gel is dependent on the time of gelation. When we controlled the heating temperature and prolonged the film formation process, fewer holes were found, particularly, no large holes were observable. We consider that these holes were generated by the evaporation of the solvent and by the remaining gas from chemical reactions during the annealing process. After improving the annealing process, the lower heating temperature slowed down the rate of evaporation of gas and solvent and also of the gelation process. We assume that the improved method extends the process of the final film curing, which offers enough time for its network to bind more tightly together after the gas discharge. Therefore, the pore shrinkage rate increases noticeably. which of its network to bind more time for its network to bind more tightly together after the gas discharge. sol–gel process, there were plenty of holes with a diameter of more than  $\sim 0.2$  µm and a typical

<span id="page-3-0"></span>

**Figure 2.** Three-dimensional topography images of (**a**) conventional solution–gelation (sol–gel) SiO<sub>x</sub>, (**b**) improved sol-gel SiO<sub>x</sub>, (**c**) upscaled improved sol-gel SiO<sub>x</sub> film, (**d**) upscaled improved sol-gel SiO*x*/PVP film. Water contact angle (left), atomic force microscope (AFM) image of pentacene grown SiO*x*/PVP film. Water contact angle (left), atomic force microscope (AFM) image of pentacene grown on related dielectric(right). (**e**) X-ray diffraction (XRD) patterns of crystal phase structures of pentacene (40 nm) grown on different dielectrics.

To further reduce the influence of porosity on the dielectric layer, it was coated with an ultra-To further reduce the influence of porosity on the dielectric layer, it was coated with an ultra-thin crosslinking PVP. [Fig](#page-3-0)ure 2c,d shows that a remaining small amount of pores (less than a diameter of of 100 nm) were covered by the viscous polymer solution, which filled up the valley regions of the 100 nm) were covered by the viscous polymer solution, which filled up the valley regions of the sol–gel  $\rm SiO_{\rm \chi}$  gate dielectric surface. Hence, fewer upheavals can be seen on the surface, which leads to the surface roughness reducing from 1.75 to 0.65 nm. The polymer offers a smoother surface for the growth of pentacene. As seen in the insets of Figure [2c](#page-3-0),d, when grown on PVP-coated gate dielectric, pentacene exhibits well-formed terraces and large dendritic grains. Clearly, larger grains are obtained as the surface roughness is decreased by the polymer films. This can be attributed to the increased diffusion length of the pentacene molecules, as well as the increased energy barrier for nucleation during the formation of nuclei. This morphology provides low trap-state density by lowering the grain boundary and increasing grain size comparing with granular grains obtained from the bare sol–gel  $SiO<sub>x</sub>$  substrate. On the other hand, inorganic oxides with high polarizabilities possess a high density of surface –OH groups, presenting hydrophilic surfaces. These surfaces with a high polar surface energy tend to have low water angles [\[13\]](#page-8-9). The measured water contact angles are 66.42°, 80.35° for sol–gel SiO<sub>x</sub> and PVP modified sol–gel SiO<sub>x</sub> gate dielectric, respectively. Notably, after treatment with cross-linked PVP the water contact angle increases, the surface was transformed into a relatively hydrophobic surface and now exhibits a dramatically reduced abundance of –OH groups, as evidenced by the lower surface energy values measured for the sol–gel  $SiO_x/PVP$  gate dielectric (35.04 mN/m).

X-ray diffraction (XRD) was tested for the growth of pentacene on different dielectric layers X-ray diffraction (XRD) was tested for the growth of pentacene on different dielectric layers (Figure [2e](#page-3-0)). A sharp diffraction peak appears at  $2\theta = 5.56^\circ$ , corresponding to the (001) crystal plane of pentacene. The diffraction peak intensity of (001) direction of pentacene grown on the surface of pentacene. The diffraction peak intensity of (001) direction of pentacene grown on the surface of conventional and improved sol–gel  $SiO<sub>x</sub>$  film is at the nearly same value. After being coated with a thin PVP layer, diffraction peak intensity increases, indicating the larger pentacene, which is consistent thin PVP layer, diffraction peak intensity increases, indicating the larger pentacene, which is with the former results.

In the OTFT devices, the charge density  $(Q = CV)$  localized at the first few semiconductor monolayers close to the interface is proportional to the dielectric constant [\[14](#page-9-0)[,15\]](#page-9-1). The electrical monolayers close to the interface is proportional to the dielectric constant [14,15]. The electrical properties of dielectric were determined by measuring a parallel-plate metal–insulator–metal (MIM) properties of dielectric were determined by measuring a parallel-plate metal–insulator–metal (MIM) capacitor, as plotted in Figure 3. It shows that the leakage current density of improved sol–gel SiO*x* capacitor, as plotted in Figure [3.](#page-4-0) It shows that the leakage current density of improved sol–gel SiO*<sup>x</sup>* capacitor is much lower than the conventional sol–gel process device. The cross-linking PVP further capacitor is much lower than the conventional sol–gel process device. The cross-linking PVP further optimized its insulation performance. The capacitor with the hybrid layer also exhibits the highest optimized its insulation performance. The capacitor with the hybrid layer also exhibits the highest breakdown electric field ( $E_{break}$ ) at ~1.7 MV/cm. It is because, as depicted in Figure [2c](#page-3-0),d, the thickness of sol–gel SiO<sub>*x*</sub> is much lower around the holes, and hot spots of the applied electric field are created, resulting in the increase of the leakage current density and the reduced breakdown field strength. resulting in the increase of the leakage current density and the reduced breakdown field strength. The improved film has fewer pores, even before being covered and filled with polymer, which explains The improved film has fewer pores, even before being covered and filled with polymer, which the enhanced dielectric property.

<span id="page-4-0"></span>

**Figure 3.** Field-dependent leakage current density for sol–gel SiO<sub>x</sub> (~150 nm), improved sol–gel SiO<sub>x</sub> (~150 nm), improved sol–gel SiO*x*/PVP(~150 + 20 nm). Inset: capacitance of the related MIM capacitor. (~150 nm), improved sol–gel SiO*x*/PVP (~150 + 20 nm). Inset: capacitance of the related MIM capacitor.

The electrical characteristics of the OTFTs are shown in Figure 4. It can be observed that the The electrical characteristics of the OTFTs are shown in Figure [4](#page-5-0). It can be observed that the electrical properties, such as threshold voltage  $(V_{th})$ , on-off ratio  $(I_{on}/I_{off})$  and subthreshold slope (SS), of the devices based on different dielectrics vary significantly. Since the bigger the capacitance of the gate insulator is, the more the charge carriers are accumulated at the interface between the organic gate insulator is, the more the charge carriers are accumulated at the interface between the organic semiconductor and insulator at a constant voltage, the use of sol–gel SiO*x* brings high capacitance that semiconductor and insulator at a constant voltage, the use of sol–gel SiO*x* brings high capacitance result in the low operated voltage. Although the sol–gel SiO<sub>x</sub> sample could operate in a relatively low voltage ( $V_{th}$  = -2.2 V), the holes in the film leads to the increase of leakage current (as shown in Figure S1), and its hysteresis is serious  $(I_{on}/I_{off} = \sim 10^3$ , SS = 1.5 V/dec). The leakage current through the gate dielectric dominates the static power dissipation, and the *SS* value presents how much gate gate dielectric dominates the static power dissipation, and the *SS* value presents how much gate voltage is necessary to increase the drain−source current by one order of magnitude, so it determines voltage is necessary to increase the drain−source current by one order of magnitude, so it determines total power consumption. By improving the process, the drain current of device with improved sol–gel total power consumption. By improving the process, the drain current of device with improved sol–  $SiO_x$  dielectric layer reaches a higher value than that of device with sol-gel  $SiO_x$ , a higher on/off ratio  $(*10^5)$ , and a lower SS (0.8 V/dec). It is because of the lower internal porosity of the dielectric film by the improved process, which promotes the charge capacity (from 35.2 to 48.1 nF/cm<sup>2</sup>).

<span id="page-5-0"></span>

**Figure 4.** The output and transfer curves of the OTFTs with  $(a,d)$  sol-gel SiO<sub>x</sub>,  $(b,e)$  improved sol-gel  $SiO_x$ , (c,f) improved sol-gel  $SiO_x$  /PVP dielectric. (a), (b), (c) are in the same scale.

The subthreshold slope (*SS*) can be extracted by Equation (1) [\[3\]](#page-8-10):

$$
SS = \left(\frac{d \log I_D}{dV_G}\right)^{-1} \tag{1}
$$

The inverse *SS* of the sol–gel SiO*x*-based OTFT treated by PVP is 0.4 V/decade, that is three times smaller than that of untreated devices, which is attributed to the lower interfacial trap-site densities and high density of induced charge carriers at the interface of insulators by *VGS*. The high capacitance of gate insulators induces the highly efficient charge accumulation process at a constant *VGS* that is responsible for the lowered *SS* value. Furthermore, the value of the trap density of the PVP surface also plays a role in *SS*, resulting in that the trap sites can be rapidly prefilled to form conducting channels from source to drain contact bringing a low threshold voltage. Therefore, the low threshold voltage can simultaneously appear with the low *SS* in an OTFT. The interfacial trap-site density (*Ntrap*) may be expressed as:

$$
N_{trap} = \frac{C_i}{q} \left( \frac{qSS \log e}{k_B T} - 1 \right) \tag{2}
$$

where  $k_B$  is the Blotzmann's constant, *T* is the temperature, q is the electronic charge, e is the base of the natural logarithm, *SS* is the subthreshold slope. All established *Ntrap* values are shown in Table [1,](#page-6-0) from which the *Ntrap* for improved sol–gel SiO*x*/PVP sample is reduced by 73%. This can easily explain the reduced threshold voltage and *SS* and the improved field-effect mobility, it also figures out the negligible hysteresis characteristic of the improved devices (as depicted in Figure S2).

<span id="page-6-0"></span>**Dielectric Materials Thickness (nm)** *Ci* **(nF**/**cm<sup>2</sup> )** *k*  $V_{th}$  **(V)**  $I_{on}/I_{off}$ *SS* **(V**/**decade)** *Ntrap* **(cm**−**2)** Sol–gel SiO<sub>x</sub> 150 35.2 6 −2.2  $\sim 10^3$  1.5 5.32 × 10<sup>12</sup> Improved Sol–gel SiO*x* 150 48.5 8.2 −2.3  $1 \times 10^5$  0.8 3.76 × 10<sup>12</sup> Improved Sol–gel<br> $SiO_x/PVP$ Foved 501–get 170 40.3 7.8 −1.7  $5 \times 10^5$  0.4  $1.44 \times 10^{12}$ <br>SiO<sub>*x*</sub>/PVP

**Table 1.** Performance criteria of organic transistors with different dielectrics.

To investigate the suitability of the device in flexible applications, the property of transistors in the compressed state was systematically measured. Figure [5](#page-7-0) shows the influence of curvature on device electrical performance. For the sol–gel SiO*x* sample, the device bent to a diameter of 70 mm and was able to function normally, but when it was tested for greater curvature the bending enlarged the holes and pores in the dielectric, making the device vulnerable to breakdown. Meanwhile, for the improved sol–gel SiO*x*/PVP sample, even though there was a negligible shift of operated voltage (increasing from −1.7 V to −1.9 V), no obvious degradation (including its field effect mobility and on/off ratio) was observed at further bending compression, suggesting a good bending stability for the stretchable electronics.

<span id="page-7-0"></span>

**Figure 5.** The electrical performance of the flexible OTFTs based on (a) sol–gel  $\text{SiO}_x$ , (b) improved sol–gel SiO<sub>x</sub>/PVP dielectric with a PI substrate during a stretchable test, applying bending diameter at mm, 50 mm or 30 mm. 70 mm, 50 mm or 30 mm.

## **4. Conclusions 4. Conclusions**

In summary, we demonstrated a pentacene based OTFT with the high field effect mobility (1.8 cm<sup>2</sup> /Vs) by adopting a hybrid dielectric consisting of improved solution-processed silica and polyvinyl cm2/Vs) by adopting a hybrid dielectric consisting of improved solution-processed silica and phenol. The threshold voltage has been significantly reduced, attributed to the high k of sol–gel siO<sub>x</sub>. The *SS* and field-effect mobility were optimized by introducing PVP as the modified layer of sol–gel SiO<sub>x</sub> to passivate surface hydroxyl groups, forming a hydrophobic and smoother surface, which led to a better orientation and increased grain size for the pentacene molecules. During the bending test, the results show that the devices based on dielectric fabricated by conventional sol–gel process can be more susceptible to the curvature. The improved device could function well even at the get process can be more supposed will be helpful in puching the proctical applications of  $\overline{\text{OTETo}}$  in further compression. Current research will be helpful in pushing the practical applications of OTFTs in<br>portable, floxible electronics portable, flexible electronics.<br> In summary, we demonstrated a pentacene based OTFT with the high field effect mobility (1.8

### **Fundings**

This work was supported by "Program for Outstanding Young Scientific Research Talents in University" funded by Fujian Provincial Department of education, and "Provincial Natural Science Foundation" (2019J01880,2017J01733) funded by Fujian provincial department of science &technology.

**Supplementary Materials:** The following are available online at http://[www.mdpi.com](http://www.mdpi.com/2079-4991/10/4/806/s1)/2079-4991/10/4/806/s1, Figure S1: The leakage current of the OTFTs based on various dielectric layer by applying the gate voltage from 1 to −5V; Figure S2: The hysteresis characteristic of OTFT device with improved Sol-gel SiOx/PVP dielectric layer; Figure S3: The normalized D/S current of OTFT device with improved sol–gel SiOx/PVP dielectric layer when constant bias stress  $V_{GS} = -5V$  is applied for more than 3 h.

**Author Contributions:** Perform experiment and writing, X.C.; data test, Y.Z., X.G.; Supervision and review, H.Z. All authors have read and agreed to the published version of the manuscript.

**Conflicts of Interest:** The authors declare no conflict of interest.

### **References**

- <span id="page-8-0"></span>1. Gao, G.; Chen, M.; Roberts, J.; Feng, M.; Xiao, C.; Zhang, G.; Parkin, S.; Risko, C.; Zhang, L. Rational functionalization of a C70 buckybowl to enable a C70: Buckybowl cocrystal for organic semiconductor applications. *J. Am. Chem. Soc.* **2020**, *142*, 5. [\[CrossRef\]](http://dx.doi.org/10.1021/jacs.9b12192) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/31896253)
- 2. Zhang, L.; Xiao, W.; Wu, W.; Liu, B. Research progress on flexible oxide-based thin film transistors. *Appl. Sci.* **2019**, *4*, 9. [\[CrossRef\]](http://dx.doi.org/10.3390/app9040773)
- <span id="page-8-10"></span>3. Yang, F.; Sun, L.; Han, J.; Li, B.; Yu, X.; Zhang, X.; Ren, X.; Hu, W. Low-voltage organic single-crystal field-effect transistor with steep subthreshold slope. *ACS Appl. Mater. Interfaces* **2018**, *10*, 31. [\[CrossRef\]](http://dx.doi.org/10.1021/acsami.7b16658) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/29508994)
- <span id="page-8-1"></span>4. Wang, B.; Huang, W.; Chi, L.; Al-Hashimi, M.; Marks, T.J.; Facchetti, A. High- k gate dielectrics for emerging flexible and stretchable electronics. *Chem Rev* **2010**, *110*, 1.
- <span id="page-8-2"></span>5. Portilla, L.; Etschel, S.H.; Tykwinski, R.R.; Halik, M. Green processing of metal oxide core-shell nanoparticles as low-temperature dielectrics in organic thin-film transistors. *Adv Mater.* **2015**, *27*, 39. [\[CrossRef\]](http://dx.doi.org/10.1002/adma.201502792) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/26308740)
- <span id="page-8-3"></span>6. Chen, X.; Wei, X.; Zhang, H.; Wang, J. Highly improved charge injection in pentacene-based organic transistors by chemically doping with copper iodide interlayer. *Phys. Status Solidi A* **2017**, *214*, 8. [\[CrossRef\]](http://dx.doi.org/10.1002/pssa.201700064)
- <span id="page-8-4"></span>7. Ortiz, R.P.; Facchetti, A.; Marks, T.J. High-k organic, inorganic, and hybrid dielectrics for low-voltage organic field-effect transistors. *Chem. Rev.* **2010**, *110*, 1. [\[CrossRef\]](http://dx.doi.org/10.1021/cr9001275) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/19852443)
- <span id="page-8-5"></span>8. Chen, X.; Zhang, H.; Zhang, Y.; Guan, X.; Zhang, Z.; Chen, D. Low-power flexible organic field-effect transistors with solution-processable polymer-ceramic nanoparticle composite dielectrics. *Nanomaterials* **2020**, *10*, 3. [\[CrossRef\]](http://dx.doi.org/10.3390/nano10030518)
- 9. Zhang, F.; Qu, G.; Mohammadi, E.; Mei, J.; Diao, Y. Solution-processed nanoporous organic semiconductor thin films: Toward health and environmental monitoring of volatile markers. *Adv. Funct. Mater.* **2017**, *27*, 23. [\[CrossRef\]](http://dx.doi.org/10.1002/adfm.201701117)
- <span id="page-8-6"></span>10. Avis, C.; Jang, J. High-performance solution processed oxide TFT with aluminum oxide gate dielectric fabricated by a sol–gel method. *J. Mater. Chem.* **2011**, *21*, 29. [\[CrossRef\]](http://dx.doi.org/10.1039/c1jm12227d)
- <span id="page-8-7"></span>11. Jaehnike, F.; Pham, D.V.; Anselmann, R.; Bock, C.; Kunze, U. High-quality solution-processed silicon oxide gate dielectric applied on indium oxide based thin-film transistors. *ACS Appl. Mater. Interfaces* **2015**, *7*, 25. [\[CrossRef\]](http://dx.doi.org/10.1021/acsami.5b03105) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/26039187)
- <span id="page-8-8"></span>12. Cavas, M.; Al-Ghamdi, A.A.; Al-Hartomy, O.A.; El-Tantawy, F.; Yakuphanoglu, F. A pentacene thin film transistor with good performance using sol–gel derived SiO<sub>2</sub> gate dielectric layer. *Solid State Sci.* **2013**, 16, 111–116. [\[CrossRef\]](http://dx.doi.org/10.1016/j.solidstatesciences.2012.10.018)
- <span id="page-8-9"></span>13. Pham, H.T.; Yang, J.H.; Lee, D.S.; Lee, B.H.; Jeong, H.D. Ferroelectric/dielectric double gate insulator spin-coated using barium titanate nanocrystals for an indium oxide nanocrystal-based thin-film transistor. *ACS Appl. Mater. Interfaces* **2016**, *8*, 11. [\[CrossRef\]](http://dx.doi.org/10.1021/acsami.6b00109) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/26927618)
- <span id="page-9-0"></span>14. Baek, Y.; Lim, S.; Kim, L.H.; Park, S.; Lee, S.W.; Oh, T.H.; Kim, S.H.; Park, C.E.  $\text{Al}_2\text{O}_3/\text{TiO}_2$  nanolaminate gate dielectric films with enhanced electrical performances for organic field-effect transistors. *Org. Electron.* **2016**, *28*, 139–146. [\[CrossRef\]](http://dx.doi.org/10.1016/j.orgel.2015.10.025)
- <span id="page-9-1"></span>15. Li, Y.; Wang, H.; Zhang, C.; Zhang, Y.; Cui, Z.; Yan, D.; Shi, Z. Organic thin-film transistors with novel high-k polymers as dielectric layers. *Polym. Chem.* **2015**, *6*, 19. [\[CrossRef\]](http://dx.doi.org/10.1039/C5PY00891C)



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://[creativecommons.org](http://creativecommons.org/licenses/by/4.0/.)/licenses/by/4.0/).