Skip to main content
. 2020 Feb 13;18(3):407–428. doi: 10.1007/s12021-019-09451-w

Fig. 7.

Fig. 7

The SKX AVX512 architecture with HPE Infiniband EDR is used as reference. Most prominent hardware bottlenecks as a function of the total number of neurons (inverted y axis) and the number of distributed ranks (x axis) in the simulation. The grey areas denote a configuration that would require splitting of individual neurons, and are thus deemed outside the scope of this investigation.