Skip to main content
. 2020 Sep 14;11:4595. doi: 10.1038/s41467-020-17850-w

Fig. 5. Logic application of vertical synaptic device and training/recognition processes.

Fig. 5

a Schematic illustration of AND and OR logic gates implemented using proposed synaptic array with size of 2 × 3. b Simplified diagram of NN for AND and OR logic gates. c Truth table of AND and OR logic gates. d Real-time training and classification of AND and OR gates using implemented synaptic array. e Schematic illustration of two-layer perceptron-based ANN with size of 400 × 200 × 10. f Recognition rate as a function of number of training epochs for 10 synaptic devices; the maximum, average, and minimum recognition rates are indicated in blue, purple, and red, respectively. g Maximum (blue) and final (black) recognition rates of 10 synaptic devices.