Skip to main content
. 2020 Oct 29;20(21):6155. doi: 10.3390/s20216155

Table 3.

Background of open controllers.

Work Controller Manufacturer Programming Tuning Sample Time
Proposed FPGA ICE40 UltraPlus 5k Lattice Open tool GA 0.1 ms
[1] FPGA Spartan-3 Xilinx ISE-Xilinx Empiric 1 ms
[2] FPGA Spartan-3 Xilinx ISE-Xilinx - -
[3] FPGA Altera MATLAB/Simulink - -
[5] FPGA ICE40hx4k Lattice Open tool Empiric -
[11] Raspberry Pi-FPGA ZYNQ 7 Xilinx Vivado-Xilinx - -
[14] FPGA Spartan-3 Xilinx LabVIEW NI Empiric 0.1 ms
[15] PC-Arduino Arduino MATLAB/Simulink pole assignment 60 ms
[16] PC-Launchpad-Arduino Texas Instruments - - 50 ms
[17] FPGA Max10 Altera NiosIIsoft - 0.2 ms
[26] Raspberry Pi-FPGA ZYNQ 7 Xilinx Vivado-Xilinx Fuzzy 5 ms