Skip to main content
. 2020 Nov 2;20(21):6244. doi: 10.3390/s20216244

Figure 5.

Figure 5

Testing environment for the developed circuit.