Skip to main content
. 2020 Dec 10;10:21741. doi: 10.1038/s41598-020-78652-0

Figure 2.

Figure 2

The derived circuit has a combination of a CNOT gate, control U3 gate, Anti-control U3 gate and a CNOT gate, where θ1=2Bn(r)t, ϕ1=-π/2 and λ1=π/2 and θ2=2Bn(r)t, ϕ2=π/2 and λ2=-π/2.