Figure 7.

(a) Consecutive logic circuit of a memory unit and (b) schematic presentation of the reversible logic operation for the memory element with write–read–erase–read properties.