Skip to main content
. 2021 May 15;12(5):560. doi: 10.3390/mi12050560

Figure 4.

Figure 4

Hardware multiplexing structure of AES encryption algorithm: (a) round encryption process; (b) key expansion process.