Skip to main content
. 2021 Jul 28;11:15307. doi: 10.1038/s41598-021-94691-7

Figure 3.

Figure 3

(a) Example of 6 8-bit inputs FLP adder tree. (b) Architecture of a FLP adder. (c) Architecture of the optimized FLP adder used in the first level of the tree.