Skip to main content
. 2021 Sep 9;11:17983. doi: 10.1038/s41598-021-97479-x

Figure 1.

Figure 1

Schematics of a 2 × 2 array of 1T-SRAM cells and a p-channel FBFET.