Skip to main content
. 2021 Sep 9;11:17983. doi: 10.1038/s41598-021-97479-x

Figure 3.

Figure 3

Timing diagrams of 1T-SRAM cell memory operations. The pulse width of the write and hold operations was 200 ns, and the pulse width of the read operation was 400 ns.