Skip to main content
. 2021 Nov 25;11(12):478. doi: 10.3390/bios11120478

Figure 16.

Figure 16

Illustration of twin pool gating FET setup.