Skip to main content
. 2022 Jan 23;8(2):21. doi: 10.3390/jimaging8020021

Figure 2.

Figure 2

Schematic diagram of the acquisition pipeline from the ASICs to the host PC.