Skip to main content
. 2022 Jul 6;414(22):6531–6540. doi: 10.1007/s00216-022-04210-4

Fig. 1.

Fig. 1

Rendered chip images using SolidWorks (Dassault Systems SolidWorks Corp., France), showing a different layers before lamination of 4-plex chip design and b the final chip with the description of its main components. c Picture of 4-plex vertical chip showing assay being proceeded in incubation area and the electrochemical reaction happening at the working electrode. The incubation holes of the chips are the ones covered with blue colored liquid, and the washing holes and inlet and outlet are covered by transparent PBS droplets