Skip to main content
. 2022 Aug 11;12(16):2754. doi: 10.3390/nano12162754

Figure 5.

Figure 5

Configuration of NMOS device fabricated with EUVL gate-level. Reprinted with permission from [38]. Copyright 1996, American Vacuum Society.