Skip to main content
. 2022 Sep 12;7(37):33248–33257. doi: 10.1021/acsomega.2c03718

Figure 10.

Figure 10

A memory device that contains a loop with Write–Read–Erase–Read functions explaining the reversible logic gate operations (A) and logic gate circuit and its truth table (B).