Skip to main content
. 2022 Sep 30;13:5762. doi: 10.1038/s41467-022-33455-x

Fig. 3. Boolean logic operation through the memristor-based p-computing.

Fig. 3

a A schematic AND gate using three p-bits. b Hardware implementation using an FPGA and three p-bits. c Distributions of the memristor-based p-bit at different input voltages (4.8 to 5.6 V). d Three-p-bit AND operation with the forward (left) and inverted AND operations (right).