Skip to main content
. 2022 Oct 28;12:18176. doi: 10.1038/s41598-022-23145-5

Figure 4.

Figure 4

Schematic diagram of the TSFF-based PFS during operation in the preparatory phase (a) and in the pulse forming phase after inter-stage commutation (b): C0—pulse capacitor bank with voltage uc, T—trigatron (triggered spark gap), L—forming inductance, DPC—deionizing plasma channel, iF, uF—fuse current and voltage, i1, i2—preparatory and forming stage current.