

1 **Supplementary Information for**

2 **Ultrashort vertical-channel MoS₂ transistor**
3 **using a self-aligned contact**

4 Liting Liu¹, Yang Chen¹, Long Chen¹, Biao Xie¹, Guoli Li^{1,*}, Lingan Kong¹,
5 Quanyang Tao¹, Zhiwei Li¹, Xiaokun Yang¹, Zheyi Lu¹, Likuan Ma¹, Donglin Lu¹,
6 Xiangdong Yang², Yuan Liu^{1,*}

7 ¹Key Laboratory for Micro-Nano Optoelectronic Devices of Ministry of Education,
8 School of Physics and Electronics, Hunan University, Changsha 410082, China.

9 ²Institute of Micro/Nano Materials and Devices, Ningbo University of Technology,
10 Ningbo, 315211, China.

11 *e-mail: yuanliuhnu@hnu.edu.cn; liguoli_lily@hnu.edu.cn

12

13

14

15


16

17

18

19

20




21

22 **Supplementary Fig. 1. The optical images of the fabrication process.** **a**, Stacking of
 23 MoS₂/BN/graphene heterostructure. **b**, Formation of vdW Fin-heterostructure. **c**,
 24 Deposition of the top metal contact. **d**, Peeling off the folded heterostructure. **e**, Transfer of
 25 the folded heterostructure to realize self-aligned vertical contact.

26

27




28

29 **Supplementary Fig. 2. The characterization and fabrication processes of PDMS tip.**

30 **a**, The image of the bumped PDMS stamp which used to fold the heterostructure. **b–g**, The
 31 fabrication process of the PDMS tip, comprising six essential steps: **(b)** dropping first layer
 32 PDMS liquid using tungsten needle with diameter of 2 mm, **(c)** dropping the second layer
 33 PDMS liquid using the tungsten needle with diameter of 600 μm, **(d)** dropping the third
 34 layer PDMS liquid using the tungsten needle with diameter of 50 μm, **(e)** dropping the fourth
 35 layer PDMS liquid using the tungsten needle with diameter of 400 nm, **(f, g)** coating the
 36 PVC layer on top of PDMS tip to enhance the adhesion force.

37

38




39

40 **Supplementary Fig. 3. The top view schematic of the self-alignment device.** During
41 the folding process, the actual graphene gate extends to both sides of the folded
42 heterostructure, forming two tails outside BN for gate contact (Gate 1 and Gate 2).

43

44




45

46 **Supplementary Fig. 4. False-colored SEM image of the device.** Blue color represents
47 MoS₂, green color represents BN and yellow color represents the electrodes.

48

49




50

51 **Supplementary Fig. 5. TEM image of self-aligned device. a**, Original TEM image of the
 52 self-aligned device. **b**, Corresponding TEM image with less false-coloring.

53

54




55

56 **Supplementary Fig. 6. Graphene side gate structure (BN/graphene/BN) through**
 57 **conventional layer-by-layer stacking processes.** Within this process, it is hard to
 58 precisely align the graphene with the edge of BN, resulting in large distance between the
 59 graphene gate and the BN edge.


60

61




62


63 **Supplementary Fig. 7. Characterization of the tilted angle deposition device. a,** The
 64 optical image and corresponding SEM image of the folded heterostructure device using
 65 tilted angle deposition for source-drain contact. **b,** The electrical characteristic of
 66 corresponding device, showing the short circuit between the source and drain.




69
 70 **Supplementary Fig. 8. The conductivity of graphene gate.** The two terminal device
 71 exhibits low resistance, demonstrating enough conductivity as a gate electrode.



75 **Supplementary Fig. 9. Fabrication processes and characterization of the non-self-**
 76 **aligned device. a–f**, Fabrication processes of the control device without self-alignment.
 77 Including six steps: stacking of MoS₂/BN/graphene heterostructure (**a**), PDMS folding (**b**),
 78 creation of vdW fin-heterostructure (**c**), peeling-off the vdW fin-heterostructure (**d**),
 79 transferring the folded heterostructure to the bottom metal (**e**), and defining the top contact
 80 by electron beam lithography (**f**). **g**, The SEM image of the non-self-aligned device.
 81
 82



83
 84 **Supplementary Fig. 10. Stability measurement of a typical self-aligned contact**
 85 **device. a, b**, Transfer characteristics of an initial self-aligned contact device in both positive
 86 (**a**) and negative (**b**) bias regions. **c, d**, Transfer characteristics of a self-aligned contact
 87 device which storing at ambient condition for three months.
 88
 89



90


91 **Supplementary Fig. 11. The simulated electron density distribution of vertical device.**

92 **a**, The electron density distribution of the MoS₂ channel at off-state. **b**, The electron density

93 distribution of the MoS₂ channel at on-state.

94

95




96

97 **Supplementary Fig. 12. The electrical performance of self-aligned devices as a**
98 **function of channel length. a,** The on-state current density of the self-aligned devices
99 with the relationship of channel length. **b,** The on-off ratio of the self-aligned devices with
100 the relationship of channel length. **c,** The threshold voltage of the self-aligned devices with
101 the relationship of channel length. **d,** The subthreshold swing of the self-aligned devices
102 with the relationship of channel length. The channel length (L_{ch}) here is extracted by
103 calculating the distance between edges of source and drain along the curvature.

104

105




106

107 **Supplementary Fig.13. Self-aligned process for thinner heterostructure. a,** Optical
108 image of the thinner heterostructure (~25 nm thick after folding) with top contact deposited.
109 **b,** Optical image of the structure peeling from substrate, where part of the flake is left at
110 the original substrate owing to the similar thickness of the heterostructure and the top
111 contact metal.

112

113




114

115 **Supplementary Fig. 14.** The simulation results of gate leakage currents with different

116 **BN thickness from 1 nm to 10 nm.**

117

118



119

120 **Supplementary Fig. 15.** Self-aligned device operated on the SiO₂. **a**, I_{ds} - V_{gs} transfer

121 characteristics of a self-aligned device on SiO₂. **b**, I_{ds} - V_{ds} output characteristics of a self-

122 aligned device on SiO₂. The thickness of MoS₂ is 14 layers, channel length is around 80

123 nm.