



Supplementary Figure 1.

Effect of dielectric constant (k) on the current flow across the blocking or tunneling dielectric layer (BDL or TDL). Current density (J_i) vs. applied voltage (V_i) of metal/insulator/metal (MIM) devices with 'I' being **a)** 48 nm-thick pEGDMA, and **b)** 8.5 nm-thick pV3D3. **c)** The expected values of J_i for BDL and TDL vs. V_{CG} of a M/BDL/M/TDL/M device wherein M is Al, BDL is the 48 nm-thick pEGDMA, and TDL is the 8.5 nm-thick pV3D3. V_{CG} was converted from the coupling ratio (α_{CR}) for each case of BDL and TDL. For more detailed description on coupling ratio, refer to Supplementary Note 1.




Supplementary Figure 2.

Cycling endurance characteristics of flexible organic flash memory fabricated on a PET substrate. Memory characteristics vs. the number of repetitive Programming/ Erasing operations up to 1,000 times: **a)** transfer memory curves and **b)** threshold voltage (V_{th}) distribution. **c)** Measurement procedure for cycling endurance test by repetitive electrical stress ($\tau_{P/E} = 1$ s). Data are color-coded; 'red' indicates data or operations related to erasing and 'blue' indicates those related to programming. Gate leakage current after the 1,000 cycles is also shown in **a)** (dotted line)




Supplementary Figure 3.

Memory characteristics vs. flexural tensile strain. **a)** Transfer memory curves of a flexible organic flash memory on a 250 μm -thick PET film. Gate leakage current (I_G) after 2.8 % strain is also shown (dotted line). **b)** J_f - E_f characteristics of a pEGDMA-based MIM device obtained under tensile strain of 0.6 % to 4.0 %. **c)-j)** Photographs of the flexible organic device on a 250 μm -thick PET film under various levels of strain.




Supplementary Figure 4.

Characteristics of the organic flash memory fabricated on a 100 μm -thick PET substrate after repeated bending cycles.: **a)** transfer curves showing consistent operations over various bending cycles at flexural strain of 1.1%. Low gate leakage current (I_G) after 10,000-times bending is shown as a dotted line; **b)** threshold voltage (V_{th}) distribution. **c)** a photograph of the flexible organic flash memory fabricated on a 100 μm -thick PET film under bending test.










Supplementary Figure 5.

Flexible C₆₀-based thin-film transistor (TFT) characteristics: TFT performance vs. flexural strain. **a)** OTFT structure with pV3D3 and pEGDMA used to test the flexibility of TFT devices. **b)** Transfer curves of a flexible OTFT on a 250 μm-thick PET film measured for flexural strain of 0 % to 4.0 %. **c)-f)** Device characteristics of the C₆₀-based TFT obtained for various strain values up to 4% : **c)** gate leakage current (I_G), **d)** hysteresis ($=|V_{G,forward} @ I_D=100 \text{ nA} - V_{G,backward} @ I_D=100 \text{ nA}|$), **e)** threshold voltage (V_{th}), and **f)** saturation mobility degradation ($\mu_{sat}/\mu_{sat,0}$). Degradation is shown to be not significant until the strain of 3.3 % is applied.




Supplementary Figure 6.

Custom-built test setup for characterization of foldable memory devices. The testing assembly is based on a test fixture and a slider equipped on a computer-controlled motorized translator, whose speed can be varied from a few $\mu\text{m s}^{-1}$ to a few cm s^{-1} . The test fixture consists of a sample loader, a rigid piano wire, and two wire presses, one of which contains a tuner mechanism used in a guitar for proper tension management. To minimize the handling issue of ultrathin devices on Mylar™ substrates, foldability test process is carefully done as follows: **a)** setting up the components of the test fixture, **b)** sliding in one end of a sample underneath the wire and attaching that end on the loader using a PET-tape, **c)** folding the sample over the wire and attaching the opposite end of the sample on the slider via a long extended Kapton tape. The slider is then translated back and forth to fold or unfold a device against the piano wire. (See Supplementary Video 1 and 2 to see the folding test operation in action.) Example pictures of half-released and fully folded states are provided as insets. **d)** Photograph of the test assembly integrated with a manual probe station. **e)** The enlarged version of Fig. 3e in the main text.




Supplementary Figure 7.

Comparison of the present work with the TFT-based non-volatile memory devices reported in the literature. The graph classifies the devices according to the kinds of BDL/TDL layers; inorganic or organic ones. Those with ‘ ϵ ’ values correspond to the performance data of flexible memory devices. In those cases, ‘ ϵ ’ refers to the maximum strain tested in the corresponding work. The points in the figure is generated using the date in Supplementary Table 2, and the numbers in square brackets refer to reference numbers in the main text.



Supplementary Figure 8.

Planarization of paper with iCVD grown polymers effect on paper for disposable organic flash memories. Scanning electron microscope (SEM) images obtained for the top surfaces of the following: **a)** a pristine dye-sublimation paper (DP), **b)** 1.5 μm -thick poly(divinylbenzene) (pDVB) layer on the pristine DP, **c)** DP/ Al/ pEGDMA/ Al/ pV3D3/ C₆₀, and **d)** DP/ pDVB(1.5 μm)/ Al/ pEGDMA/ Al/ pV3D3/ C₆₀.



Supplementary Table 1.

The net voltage across a layer of interest for a given V_{CG} in the proposed memory vs. operation conditions.

State	Layer	$V_{\text{layer}}^{(\text{total})}$ (=the total voltage across a given layer for V_{CG})
initial	BDL (pEGDMA)	$V_{\text{bi,pEGDMA}}$
	TDL (pV3D3)	$V_{\text{bi,pV3D3}}$
	Channel (C_{60})	~ 0
Programmed (\mathbf{P}_0)	BDL (pEGDMA)	$V_{\text{bi,pEGDMA}} + \Delta V_{\text{th,pEGDMA}}^{P_0}$
	TDL (pV3D3)	$V_{\text{bi,pV3D3}} + \Delta V_{\text{th,pV3D3}}^{P_0}$
	Channel (C_{60})	$\Delta V_{\text{th,C}_{60}}^{P_0}$
Erased (\mathbf{E}_0)	BDL (pEGDMA)	$V_{\text{bi,pEGDMA}} + \Delta V_{\text{th,pEGDMA}}^{E_0}$
	TDL (pV3D3)	$V_{\text{bi,pV3D3}} + \Delta V_{\text{th,pV3D3}}^{E_0}$
	Channel (C_{60})	~ 0
Being programmed ($\mathbf{Prg.}$)	BDL (pEGDMA)	$(V_{\text{bi,pEGDMA}} + \Delta V_{\text{th,pEGDMA}}^{E_0}) + (1 - \alpha_{\text{CR}}^{\text{prg}})V_{\text{CG}}^{\text{prg}}$
	TDL (pV3D3)	$(V_{\text{bi,pV3D3}} + \Delta V_{\text{th,pV3D3}}^{E_0}) + \alpha_{\text{CR}}^{\text{prg}}V_{\text{CG}}^{\text{prg}}$
	Channel (C_{60})	~ 0
Being erased ($\mathbf{Ers.}$)	BDL (pEGDMA)	$(V_{\text{bi,pEGDMA}} + \Delta V_{\text{th,pEGDMA}}^{P_0}) + (1 - \alpha_{\text{CR}}^{\text{ers}})V_{\text{CG}}^{\text{ers}}$
	TDL (pV3D3)	$(V_{\text{bi,pV3D3}} + \Delta V_{\text{th,pV3D3}}^{P_0}) + \alpha_{\text{CR}}^{\text{ers}}V_{\text{CG}}^{\text{ers}}\beta$
	Channel (C_{60})	$\Delta V_{\text{th,C}_{60}}^{P_0} + \alpha_{\text{CR}}^{\text{ers}}V_{\text{CG}}^{\text{ers}}(1 - \beta)$

The table shows the total voltage across a given layer of interest ($V_{\text{layer}}^{(\text{total})}$) expected in the proposed memory biased at V_{CG} for each of the device states: initial, programmed (\mathbf{P}_0 ; $V_{CG} = 0$), erased (\mathbf{E}_0 ; $V_{CG} = 0$), being programmed ($\mathbf{Prg.}$; $V_{CG} = V_{\text{CG}}^{\text{prg}}$), or being erased ($\mathbf{Ers.}$; $V_{CG} = V_{\text{CG}}^{\text{ers}}$). $V_{\text{layer}}^{(\text{total})}$ reflects (i) the effect of built-in voltages ($V_{\text{bi,layer}}$) owing to the initial Fermi level alignment in thermal equilibrium; (ii) the effect of the stored or erased charges that appear as threshold voltage shift ($\Delta V_{\text{th,layer}}^{P_0}$ or $\Delta V_{\text{th,layer}}^{E_0}$); and (iii) that of the applied bias influenced by the coupling ratio, $\alpha_{\text{CR}}^{\text{prg}}$ or $\alpha_{\text{CR}}^{\text{ers}}$. Note that, during the erasing operation, C_{60} channel is set to be off (i.e. insulating), and thus $V_{a,FG}$ is not solely applied to TDL (pV3D3) but divided into pV3D3 and C_{60} with the ratio of $V_{a,pV3D3}$ to $V_{a,C_{60}}$ ($=\beta$) given by:

$$\beta = \frac{V_{a,pV3D3}}{V_{a,C_{60}}} = \frac{d_{pV3D3}k_{C_{60}}}{d_{C_{60}}k_{pV3D3} + d_{pV3D3}k_{C_{60}}} \quad \dots (1)$$

It should also be noted that both which $\alpha_{\text{CR}}^{\text{ers}}$ differs from $\alpha_{\text{CR}}^{\text{prg}}$ because the effective area and thickness used for definition of capacitance (C) across FG/TDL/ C_{60} /(D or S) are different as shown in Fig. 2c and 2d in the main text. They are given by the following equations:

$$C = \epsilon_0 \frac{k_{\text{material}} \times A_{\text{effective-area}}}{V_{a,C_{60}}} \quad \dots (2)$$

$$\alpha_{\text{CR}}^{\text{prg}} = \frac{C_{\text{BDL}}^{\text{prg}}}{C_{\text{BDL}}^{\text{prg}} + C_{\text{TDL}}^{\text{prg}}} = \frac{C_{\text{pEGDMA}}^{\text{prg}}}{C_{\text{pEGDMA}}^{\text{prg}} + C_{\text{pV3D3}}^{\text{prg}}} \quad \dots (3)$$

$$\alpha_{\text{CR}}^{\text{ers}} = \frac{C_{\text{BDL}}^{\text{ers}}}{C_{\text{BDL}}^{\text{ers}} + C_{\text{TDL}}^{\text{ers}} || C_{\text{channel}}^{\text{ers}}} = \frac{C_{\text{pEGDMA}}^{\text{ers}}}{C_{\text{pEGDMA}}^{\text{ers}} + C_{\text{pV3D3}}^{\text{ers}} || C_{C_{60}}^{\text{ers}}} \quad \dots (4)$$

$$\text{when } C_1 || C_2 = \frac{C_1 C_2}{C_1 + C_2}$$

Supplementary Table 2

Summary of the structure and performance of flash-type memory devices based on organic or emerging materials

Lead Author ^[ref]	Substrate	Channel*	BDL (d_{BDL} in nm)/ CSL/ TDL (d_{TDL} in nm) [†]	ΔV_{th} , V_{op} [§] (V, V)	t_{ret} (sec)	Strain-in (%)	Δn_{fg} (10^{12} cm ⁻²)
Organic flash memory devices on rigid substrates							
Novembre, C. ^[24]	Si	Pen	SiO ₂ (200)/Au NPs/ -	22, 50	4.5×10 ³	-	2.4
Kim, S.-J. ^[25]	Si	Pen	SiO ₂ (100)/Au-NPs/ PMMA (40)	34, 80	3×10 ⁴	-	7.3
Kim, Y.-M. ^[26]	Si	Pen	SiO ₂ (100)/[PE/Au-NPs]/ [HfO ₂ /PVP] (15/54)	14.6, 70	1.6×10 ⁴	-	3.1
Chang, H.-C. ^[27]	Glass	Pen	HfO/[CuPC NPs/ N-C ₆₀]/ cPVP	4.4, 5	1×10 ⁴	-	1.8
Park, Y. ^[28]	Si	Pen	SiO ₂ (200)/Graphene/PS (15)	23, 80	~3.2×10 ⁷	-	2.3
Yi, M. ^[29]	Si	Pen	SiO ₂ (300)/Au-NPs/PMMA (25)	43, 150	9.0×10 ³	-	2.9
Shih, C.-C. ^[21]	Glass	Pen	cPVP (400)/[ZnO NPs/ PVPK]/-	60,70	1.0×10 ⁴	-	3.4
Shih, C.-C. ^[30]	Si	Pen	SiO ₂ (100)/[PF & PFBT NPs]/PMAA (30)	35,50	1.0×10 ⁴	-	7.4
Han, S.-T. ^[33]	Si	Pen	SiO ₂ (100)/[Metal NPs/ MoS ₂ nanosheets]/ Al ₂ O ₃ (5)	27.5, 50	>3.2×10 ⁸	-	5.9
Baeg, K.-J. ^[19]	Glass	F8T2	PVP (340)/Au-NPs/ PS (22)	30, 80	1.1×10 ⁴	-	3.0
Liu, Z. ^[35]	Si	P3HT	SiO ₂ (100)/Au-NPs/ PVP (10)	27, 40	2.0×10 ²	-	5.8
Lee, S. ^[36]	Si	C ₆₀	SiO ₂ (50)/[Ag-NPs/d-SAM]/BCB (12)	4.1, 30	~3.2×10 ⁷	-	1.8
Organic flash memory devices on flexible substrates							
Sekitani, T. ^[13]	PEN	Pen	[AlO _x /SAM (4/6)]/ Al/ [AlO _x /SAM (4/6)]	2, 6	1.0×10 ⁴	-	8.1
Kaltenbrunner ^[14]	PEN	Pen	AlO _x (8.5)/Al/ [AlO _x (8.5)/SAM]	2.5, 5	2.0×10 ⁵	-	1.6
Kim, S.-J. ^[15]	PES	Pen	PVP (400)/Au-NPs/ PVP (20)	15, 90	2.0×10 ⁷	0.1	0.86
Kim S. M. ^[16]	PEN	Grap.	Al ₂ O ₃ (25) /HfO ₂ / Al ₂ O ₃ (8)	6, 23	4.0×10 ⁵	-	13
Kim, S.-J. ^[18]	PES	Pen	PVP (400)/Au-NPs/ PVP (10)	10, 90	1.8×10 ⁷	0.1	0.57
Han, S.-T. ^[22]	PET	Pen	Al ₂ O ₃ (30)/[Au-NPs/ rGO]/ Al ₂ O ₃ (10)	2, 5	>3.2×10 ⁸	0.7	3.6
Lee, S. ^[This work]	PET	C₆₀	pEDGMA (40)/Al/ pV3D3 (14)	5, 10	>3.2×10⁸	2.8	2.1
Flash memory devices based on emerging channel materials other than organic materials							
Gupta, D. ^[23]	Si	ZnO	SiO ₂ (100)/Ag-NPs/ -	28.5, 60	1.0×10 ³	-	6.1
Lee, S. Y. ^[31]	Si	Grap	SiO ₂ (300)/Graphene/ -	120, 150	1.0×10 ⁴	-	8.6
Li, D. ^[32]	Si	BP	SiO ₂ (300)/MoS ₂ /HBN (25)	60, 20	1.0×10 ³	-	4.3
Bertolazzi S. ^[34]	Si	MoS ₂	[Al ₂ O ₃ /HfO ₂ (1/30)]/Graphene/ [Al ₂ O ₃ /HfO ₂ (1/6)]	8, 18	2.0×10 ³	-	28

* “Pen” = pentacene; “Grap”= graphene; “BP” = black phosphorous; “F8T2” = Poly(9,9-dioctylfluorene-alt-bithiophene); “P3HT” = Poly(3-hexylthiophene)

† Square brackets were used to indicate the case of multi-component BDL, CSL, or TDL, where CSL refers to a charge storage layer, which could be FG, metal nano-particles (NPs), and so on. Those without values in parentheses indicate that thickness values were not reported in the corresponding papers. “HBN” refers to hexagonal boron nitride.

§ V_{op} = the larger of V_{prog} and V_{erase} .

Supplementary Note 1.

Further description on coupling ratio. Let us consider an S/TDL/FG/BDL/CG structure shown in Supplementary Fig. 1c, which is equivalent to the memory structure underneath S electrode except for the absence of a semiconductor layer. Let us assume S, FG, and CG are all based on the same kind of metal for simplicity's sake. Under capacitive approximation, 'coupling ratio' (α_{CR}) or the ratio of the voltage between S and the FG across TDL ($=V_{FG}$) to V_{CG} and the electric fields across TDL and BDL (E_{TDL} , E_{BDL}) are then given by:

$$\alpha_{CR} = \frac{V_{FG}}{V_{CG}} = \frac{1}{C_{TDL}} \left(\frac{1}{C_{TDL}} + \frac{1}{C_{BDL}} \right)^{-1} = \frac{d_{TDL}k_{BDL}A_{BDL}}{d_{TDL}k_{BDL}A_{BDL} + d_{BDL}k_{TDL}A_{TDL}} \quad \dots (5)$$

$$E_{TDL} = \frac{V_{TDL}}{d_{TDL}} = \frac{V_{FG}}{d_{TDL}} = \frac{\alpha_{CR}V_{CG}}{d_{TDL}} = \frac{k_{BDL}A_{BDL}}{d_{TDL}k_{BDL}A_{BDL} + d_{BDL}k_{TDL}A_{TDL}} V_{CG} \quad \dots (6)$$

$$E_{BDL} = \frac{V_{BDL}}{d_{BDL}} = \frac{V_{CG} - V_{FG}}{d_{BDL}} = \frac{(1 - \alpha_{CR})V_{CG}}{d_{BDL}} = \frac{k_{TDL}A_{TDL}}{d_{TDL}k_{BDL}A_{BDL} + d_{BDL}k_{TDL}A_{TDL}} V_{CG} \quad \dots (7)$$

where k_i and d_i ($i = \text{BDL or TDL}$) are the dielectric constant and thickness of BDL or TDL and C_i is the capacitance of a FG/TDL/S (for $i = \text{'TDL'}$) or CG/BDL/FG (for $i = \text{'BDL'}$) determined by k_i , d_i , and the device area A_i .

Using Eqs.(5)–(7), one can easily tell how large a field will be applied across BDL and TDL, respectively, when V_{CG} is given. Through comparison between Eq. (6) and Eq.(7), one can easily recognize $E_{BDL}/E_{TDL} = k_{TDL}A_{TDL}/(k_{BDL}A_{BDL})$; hence, having BDL with a higher k -value than TDL is very important to keep E_{BDL} remaining lower than E_{TDL} . Supplementary Fig. 1c was constructed (i) by individually measuring the electrical characteristics for FG/BDL/CG (Supplementary Fig. 1a) and S/TDL/FG (Supplementary Fig. S1b) and then (ii) by mapping their applied bias to V_{CG} via Eqs.(4)-(7). With the same A_{BDL} and A_{TDL} , one can expect that higher k_{BDL} than k_{TDL} causes lower E_{BDL} than E_{TDL} , leading to lower J_{BDL} than J_{TDL} at high V_{CG} as shown in Supplementary Fig. 1c.