

Supplementary Information to:

# Top-down GaN nanowire transistors with nearly zero gate hysteresis for parallel vertical electronics

Muhammad Fahlesa Fatahilah<sup>1,2,\*</sup>, Feng Yu<sup>1,2</sup>, Klaas Stempel<sup>1,2</sup>, Friedhard Römer<sup>4</sup>, Dario Maradan<sup>3</sup>, Matteo Meneghini<sup>5</sup>, Andrey Bakin<sup>1,2</sup>, Frank Hohls<sup>3</sup>, Hans Werner Schumacher<sup>3</sup>, Bernd Witzigmann<sup>4</sup>, Andreas Waag<sup>1,2</sup>, Hutomo Suryo Wasisto<sup>1,2,\*</sup>

1 Institute of Semiconductor Technology (IHT), Technische Universität Braunschweig, Hans-Sommer-Straße 66, D-38106 Braunschweig, Germany

2 Laboratory for Emerging Nanometrology (LENA), Technische Universität Braunschweig, Langer Kamp 6, D-38106 Braunschweig, Germany

3 Physikalisch-Technische Bundesanstalt (PTB), Bundesallee 100, D-38116 Braunschweig, Germany

4 Computational Electronics and Photonics (CEP), University of Kassel, Wilhelmshöher Allee 71, D-34121 Kassel, Germany


5 Department of Information Engineering, University of Padua, 35131 Padua, Italy

\* Corresponding authors; Tel.: +49 531 391 3167; Fax: +49 531 391 5844

E-mail address: m.fatahilah@tu-braunschweig.de (M.F. Fatahilah), h.wasisto@tu-braunschweig.de (H.S. Wasisto)

## 1. $I_{\text{on}}/I_{\text{off}}$ ratio

The  $I_{\text{on}}/I_{\text{off}}$  for different numbers of NWs with similar diameter shown in Fig. S1 was taken by logarithmic of transfer characteristics.




**Figure S1.**  $I_{\text{on}}/I_{\text{off}}$  measurement ( $I_d$ - $V_{\text{gs}}$  logarithmic) curves of GaN NW FETs with a diameter of 440 nm and different numbers of 1, 9, and 100 NWs.

The ON-/OFF current ratio ( $I_{\text{on}}/I_{\text{off}}$ ) increases with the higher number of integrated NWs. This is due to the fact that this ratio depends on the value of  $I_{d,\text{max}}$  from the transfer characteristics, in which it will increase for the higher number of GaN NWs as shown in Table 1 (main article). From the logarithmic  $I_d$ - $V_{\text{gs}}$  curves, the  $I_{\text{on}}/I_{\text{off}}$  values for 100, 9, and 1 NW FETs could reach up to  $10^7$ ,  $10^6$ , and  $10^5$ , respectively (see SI Fig. S1). Meanwhile, the normalized  $I_{\text{on}}/I_{\text{off}}$  (i.e.,  $I_{\text{on}}/I_{\text{off\_norm}}$ ), which is defined as  $I_{\text{on}}/I_{\text{off}}$  per number of NWs, is found to be similar at values of  $\sim 10^5$  for 1, 9, and 100 NW FETs (see Table 1). Those measured two parameters ( $I_{\text{on}}/I_{\text{off}}$  and  $I_{\text{on}}/I_{\text{off\_norm}}$ ) have demonstrated the scalability and fabrication quality of the  $n$ - $p$ - $n$  GaN NW FETs, respectively.

The  $V_{\text{th}}$  was slightly different due to effect of the logarithmic relation, but the real  $V_{\text{th}}$  as mentioned in main text was plotted as derivative relation yielding equation<sup>1</sup>:

$$g_m = \mu C_{\text{ox}} \frac{W}{L} (V_{\text{gs}} - V_{\text{th}}) \quad (1)$$


where  $W$  and  $L$  are the width and length or height of gate metal,  $\mu$  is the carrier mobility,  $C_{\text{ox}}$  is the oxide capacitance. The oxide capacitances in these FETs are around 4.7 pF, based on capacitive-voltage (C-V) measurements, as shown in Fig. S2. The capacitance values in all FETs are similar to each other because of their arrangement in series connection (i.e., NW array architectures).



**Figure S2.** Dual sweep mode C-V measurement results of 440 nm NW FETs with different wire numbers.

## 2. Dual sweep mode transfer characteristics


In comparison with our previously developed *n-p-n* NW FETs using SiO<sub>2</sub> dielectric layers<sup>2</sup>, which possess a gate voltage hysteresis of  $\Delta V_{th} = 1.5$  V, Fig. S3 has shown a successful reduction of the hysteresis by employing the Al<sub>2</sub>O<sub>3</sub> in these proposed NW FETs. The single NW FETs in Figs. S3 a,b,c with different diameters demonstrate very low measured gate hysteresis values ranging from  $\Delta V_{th} = 0.2$  V to  $\Delta V_{th} = 0.4$  V. Very low gate hysteresis was also measured for 1, 9, and 100 NWs FETs with diameter of 220 nm as shown in Figs. S3 d,e,f. However, without denying the very low hysteresis in 100 NW FETs with diameter of 220 nm (Fig. S3f), the  $V_{th}$  on this NW FETs is lower than those on other NW FETs, which can be attributed to device processing (i.e., variation of gate length affected by the mushroom head of GaN NWs during device processing and different condition of surface charges) as explained by simulation results in Fig. 6.



**Figure S3.** Dual sweep mode transfer characteristics (sweep rate of 0.8 - 1 V/s) of single NW FETs with diameters of (a) 220 nm, (b) 440 nm, and (c) 640 nm. (d) Dual sweep mode for single, (e) 9, and (f) 100 NW FETs with diameter of 220 nm. All measurements were done in normal ambient condition (room temperature) for at least five sweep cycles on each FET device.


### 3. Breakdown voltage

The breakdown voltages (BVs) have varied values from 30-90 V for all developed FETs, in which the largest BV was obtained by the 100 NW FET with a diameter of 220 nm (Fig. S4). The exact reason for this is still unclear. However, it can be attributed to inhomogeneity of drift region doping profile and location of gate Cr metal edge on NW FETs.



**Figure S4.** Breakdown voltages (BVs) of vertical  $n$ - $p$ - $n$  GaN NWs FETs with different NW numbers and diameters.

### 4. TCAD simulation



**Figure S5.** Effects of surface charging and gate extension on (a) electrical field  $F_y$  (V/cm) and (b) current density  $j$  (A/cm<sup>2</sup>) at the channel and the drift region. Simulations have been performed based on the original experimental parameters (i.e., nominal) and adapted simulation parameters (i.e., calibrated) on single GaN NW FET with diameter of 220 nm. The  $L$  and  $D$  are gate length and wire diameter, respectively.

From simulation results (Fig. S5), it has been demonstrated that the gate length ( $L$ ) of the transistors measured in the experiments has a value of  $\sim 0.39$   $\mu\text{m}$ . Meanwhile, more investigation is still required to confirm the surface charge ( $Q_{sc}$ ) effect, which is most probably caused by the impaired quality of gate oxide ( $\text{Al}_2\text{O}_3$ ) deposited by atomic layer deposition (ALD). Thus, several parameters used in ALD (e.g., deposition temperature and cycle) should be improved to reduce the  $Q_{sc}$  in  $\text{Al}_2\text{O}_3$  having direct contact with GaN NW surfaces<sup>3</sup>.

## References

1. Cartwright, K. V. Derivation of the Exact Transconductance of a FET without Calculus. *Technology Interface Journal* **10**, 7 (2009).
2. Yu, F. *et al.* Normally Off Vertical 3-D GaN Nanowire MOSFETs with Inverted p-GaN Channel. *IEEE Transactions on Electron Devices* **65**, 2439–2445 (2018).
3. Fitts, J. P., Shang, X., Flynn, G. W., Heinz, T. F. & Eisenthal, K. B. Electrostatic Surface Charge at Aqueous/ $\alpha$ -Al<sub>2</sub>O<sub>3</sub> Single-Crystal Interfaces as Probed by Optical Second-Harmonic Generation. *The Journal of Physical Chemistry B* **109**, 7981–7986 (2005).