



## Supporting Information

for *Adv. Sci.*, DOI: 10.1002/advs.201902751

Tailoring Quantum Tunneling in a Vanadium-Doped  
WSe<sub>2</sub>/SnSe<sub>2</sub> Heterostructure

*Sidi Fan, Seok Joon Yun, Woo Jong Yu, and Young Hee Lee\**

## Supporting Information

**Tailoring Quantum Tunneling in Vanadium-doped WSe<sub>2</sub>/SnSe<sub>2</sub> Heterostructures***Sidi Fan, Seok Joon Yun, Woo Jong Yu, and Young Hee Lee\**

\*Correspondence to: leeyoung@skku.edu

**Note1. Field-effect hole mobility calculation**

The field-effect hole mobility  $\mu_h$  is obtained from the following equations,

$$\mu_h = \frac{Lg_m}{WC_iV_{DS}} \quad (1)$$

where  $L$  and  $W$  are the length and width of the carrier transport channel, respectively,  $g_m$  is the transconductance,  $C_i$  is the capacitance of the gate dielectric layer, and  $V_{DS}$  is the source-drain bias.

$$g_m = \frac{dI_{DS}}{dV_G} \quad (2)$$

where  $I_{DS}$  is the source-drain current at the gate bias of  $V_G$ .

$$C_i = \frac{\epsilon_0\epsilon_i}{d_i} \quad (3)$$

where  $\epsilon_0$  is the vacuum permittivity ( $8.854 \times 10^{-12} \text{ Fm}^{-1}$ ),  $\epsilon_i$  is the relative permittivity of SiO<sub>2</sub>, and  $d_i$  is the thickness of SiO<sub>2</sub>.

In our devices,  $L/W$  is equal to 0.18, 0.31, 0.14, 0.27, and 0.17 in pristine WSe<sub>2</sub>, 1%, 2%, 4%, and 10% V-WSe<sub>2</sub> FETs, respectively.  $V_{DS} = 0.5 \text{ V}$ ,  $\epsilon_i = 3.9$ ,  $d_i = 300 \text{ nm}$ , and  $g_m$  at a given gate bias is extracted from the transfer curve in Figure 2c. The field-effect hole mobilities in each device are shown in Figure S5. The highest values of each curve are taken for comparison in Figure 2e.

**Note2. Hole carrier concentration calculation**

The hole carrier concentration is calculated from  $p = q^{-1} C_i |V_{th} - V_G|$ , where  $q$  is the unit charge,  $V_{th}$  is the threshold voltage, and  $V_G$  is the gate bias. In the pristine WSe<sub>2</sub> transistor,  $V_{th-0} = -46$  V (from the linear scale). Thus,  $p_0 = 3.31 \times 10^{12}$  cm<sup>-2</sup> at  $V_G = 0$  V. Due to the  $p$ -doping effect of V-substitution in WSe<sub>2</sub>, the hole carrier concentration in V-WSe<sub>2</sub> is added to that in pristine WSe<sub>2</sub>. Therefore,  $p_{dope} = p_0 + q^{-1} C_i |V_{th-dope} - V_{th-0}|$ .

**Note3. Band alignment simulations with various V-doping concentrations**

As SnSe<sub>2</sub> is an intrinsically degenerate material and V-WSe<sub>2</sub> is a monolayer, the band bending in the heterostructure would take place in the planar direction instead of the vertical direction.<sup>[1]</sup> The configurations of V-WSe<sub>2</sub> (right) and SnSe<sub>2</sub> (left) in the planar direction (Figure S11) are simulated based on Poisson's equation. We use a model similar as the previous one to calculate the charge distribution and obtain the band alignment in the heterostructures.<sup>[2],[3]</sup> Because of the semiconductor property of both V-WSe<sub>2</sub> and SnSe<sub>2</sub>, depletion approximation with uniform charge carrier is applied, where the charge density is equal to the doping level in the materials. The electron doping concentration in SnSe<sub>2</sub> is reported to be  $N_d = \sim 10^{19}$  cm<sup>-3</sup>.<sup>[4]</sup> The hole carrier density in V-WSe<sub>2</sub> is gradually increased along the V-concentration as shown in Figure 2c. In our simulation,  $N_a$  is chosen to be  $10^{14}$ ,  $10^{17}$ ,  $10^{19}$ , and  $10^{23}$  cm<sup>-3</sup> to estimate the band alignment as a function of V-concentration. The Fermi level in the semiconductor is

$$W_{fn} = E_c + \frac{E_g}{2} - \frac{K_b T}{q} \ln \frac{N_d}{n_i} \quad (4)$$

for SnSe<sub>2</sub>, and

$$W_{fp} = E_c + \frac{E_g}{2} + \frac{K_b T}{q} \ln \frac{N_a}{n_i} \quad (5)$$

for WSe<sub>2</sub>, where  $E_c$  is the conduction band,  $E_g$  is the band gap,  $K_b$  is the Boltzmann constant,  $T$  is the temperature,  $q$  is the unit charge, and  $n_i$  is the intrinsic doping level, which is set to be  $10^{10} \text{ cm}^{-3}$  in the simulation. Thus, the barrier height in V-WSe<sub>2</sub>/SnSe<sub>2</sub> is

$$V_{bi} = W_{fn} - W_{fp} + V_{DS} \quad (6)$$

under the applied source-drain bias of  $V_{DS}$ . The depletion layer width is estimated to be

$$x_n = \sqrt{\frac{2\varepsilon_n V_{bi}}{q} \frac{N_a}{N_d(N_a + N_d)}} \quad (7)$$

in SnSe<sub>2</sub>, and

$$x_p = \sqrt{\frac{2\varepsilon_p V_{bi}}{q} \frac{N_d}{N_a(N_a + N_d)}} \quad (8)$$


in WSe<sub>2</sub>, where  $\varepsilon_n$  and  $\varepsilon_p$  are the dielectric constants of SnSe<sub>2</sub> and WSe<sub>2</sub>, respectively. Based on Poisson's equation, the voltage potential of  $V(x)$  at the  $x$  position in the planar direction is

$$V(x) = \frac{qN_d}{2\varepsilon_n} (x + x_n)^2, \quad -x_n \leq x \leq 0 \quad (9)$$


$$V(x) = \frac{qN_a}{\varepsilon_p} \left( x_p x - \frac{x^2}{2} \right) + \frac{qN_d}{2\varepsilon_n} x_n^2, \quad 0 \leq x \leq x_p \quad (10)$$

$$V(x) = \frac{qN_a}{\varepsilon_p} \left( x_p^2 - \frac{x_p^2}{2} \right) + \frac{qN_d}{2\varepsilon_n} x_n^2, \quad x_p \leq x \quad (11)$$


The above equations are solved self-consistently to obtain the band diagrams. As shown in Figure S11, an initial type II band alignment is formed by the low V-concentration. With the increase in  $N_a$ , the depletion layer width is gradually decreased, and eventually a type III broken gap alignment is formed by the high V-concentration.




**Figure S1.** (a) Photograph image of the liquid precursor coated (left) and pristine 300 nm SiO<sub>2</sub>/Si wafer (right). (b-e) Optical images of the CVD-grown WSe<sub>2</sub> with different concentrations of W-chemical in the liquid precursor. With increasing the mole concentration of W-chemical in the liquid precursor, the coverage of WSe<sub>2</sub> is higher and the WSe<sub>2</sub> film can be achieved with 90% coverage at 12.0 mmol per liter.



**Figure S2.** (a-e) Optical images of V-doped WSe<sub>2</sub> monolayer. The monolayer thickness of V-doped WSe<sub>2</sub> is maintained up to V-10% doping (nominal value of V-concentration), as confirmed by (f) AFM.




**Figure S3.** (a) Low magnification TEM observation and (b) diffraction patterns of V-10% doped WSe<sub>2</sub>. The diffraction patterns with the same orientation indicate single crystalline V-doped WSe<sub>2</sub> flake. (c-f) EDS mapping images of yellow region in (a) for each element (V, W, and Se, respectively).




**Figure S4.** STEM images of the V-2% doped WSe<sub>2</sub> after (a) the Gaussian-blur filtering and (b) atomic mapping. W atom (cyan), V atom (red), 2Se atoms (yellow), and Se-vacancy (blue) are clearly distinguished. The extracted value of the defect density is  $1.7 \times 10^{13} \text{ cm}^{-2}$ .







**Figure S5.** Raman spectra of V-doped WSe<sub>2</sub> with different V-concentrations.




**Figure S6.** Field effect hole mobilities as a function of gate bias in (a-e) pristine WSe<sub>2</sub>, 1%, 2%, 4%, and 10% V-doped WSe<sub>2</sub>-FETs, respectively.




**Figure S7.** Fabrication process of V-doped  $\text{WSe}_2/\text{SnSe}_2$  p-n diodes on the  $\text{SiO}_2$  substrates. (a) Schematic illustration of the whole process. (b) Optical microscopy images with the numbers in the upper-left corner corresponding to each fabrication step in (a). The scale bar is  $10\ \mu\text{m}$ .




**Figure S8.** Characterization of SnSe<sub>2</sub> flakes as n-type materials. (a-c) OM images of V-1%, V-2%, and V-4% devices, respectively. The scale bar is 10  $\mu\text{m}$ . (d-f) AFM mappings of each device, confirming the thickness of SnSe<sub>2</sub> flakes ranging from 11 to 17 nm. (h-g) Transfer curves of each individual SnSe<sub>2</sub>-FET corresponding to the devices in (a-c), exhibiting identical degenerate n-type properties with the same current level. The drain bias is fixed at 0.5 V.




**Figure S9.** Electrical characteristics of pristine  $\text{WSe}_2/\text{SnSe}_2$  diode. (a)  $I_{DS}$ - $V_{DS}$  output curves at various back-gate voltages (from -50 V to -110 V,  $\text{WSe}_2$  in *p*-type on-state), showing the forward rectifying behavior. (b) Forward rectification ratio as the function of gate bias.



**Figure S10.** Electrical characteristics of V-10%  $\text{WSe}_2/\text{SnSe}_2$  device. (a)  $I_{DS}$ - $V_{DS}$  output curves at various gate biases, showing ohmic resistance in both forward and negative drain bias region. (b) Transfer curves of V- $\text{WSe}_2$  FET,  $\text{SnSe}_2$  FET, and device with weak gate tunability.




**Figure S11.** (a-c) Near-ohmic contact in the 1%, 2%, and 4% V-WSe<sub>2</sub>/Pd junctions, respectively. All the WSe<sub>2</sub> flakes are gated at -20 V for hole carrier transport.




**Figure S12.** (a-d) Band alignment simulations using Poisson's equation by gradually increasing  $N_a$  by  $10^{14} \text{ cm}^{-3}$ ,  $10^{17} \text{ cm}^{-3}$ ,  $10^{19} \text{ cm}^{-3}$ , and  $10^{23} \text{ cm}^{-3}$ , respectively.






**Figure S13.** Reproducibility of (a) V-1% diode with the forward rectifying behavior, (b) V-2% diode with the backward rectifying behavior, and (c-d) V-4% devices with NDR tunneling at various gate biases.



**Figure S14.** The  $\ln(I/V^2)$ – $1/V$  plot of  $I_{DS}$ – $V_{DS}$  curve in Figure 3d, confirming the carrier transport of FN tunneling or thermionic FN tunneling with a negative slope at a high drain bias (near zero).



**Figure S15.** (a) Large hysteresis in V-4% WSe<sub>2</sub>-FET. (b) Device with apparent  $I_{DS}$  pick-up behavior.