1	Supplementary information
2	
3	
4	
5	
6	Low-voltage 2D materials-based printed field-effect
7	transistors for integrated digital and analog electronics
8	on paper
9	Conti et al.
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	

22 Supplementary Note 1. CVD grown MoS₂ on SiO₂/Si substrate

Supplementary Note 1.1 Growth and transfer. As an alternative to sapphire, we have considered the CVD growth of MoS_2 on top of SiO_2 substrates. In particular, the MoS_2 flakes were obtained using the liquid precursor CVD (LPCVD) growth method¹. First, two aqueous solutions (solution A and solution B) containing ammonium heptamolybdate (AHM, SigmaAldrich, 431346), as Mo precursor, and NaOH, as growth promoter, were prepared by dissolving 0.4 g of AHM in 30 ml deionized (DI) water and 0.1 g of NaOH in 40 ml of DI water, respectively. Then, solution A, solution B and iodixanol (Sigma-Aldrich, Opti Prep, D1556) were mixed using a ratio of 1:1.5:1 and spin coated on Si/SiO₂ substrate, which was previously cleaned in acetone, isopropanol and treated with oxygen plasma for 5 minutes. The growth was carried out in a two-zone horizontal furnace, where the spin coated substrate was heated at 700 °C in atmospheric pressure for 15 minutes under constant Ar flux, while sulphur was maintained at 200 °C. After growth, the MoS₂ flakes were transferred on paper using a semi-dry transfer approach as reported in². Specifically, the sample was covered by a polymeric membrane of PMMA baked at 90 °C for 2 minutes. Then, the sample was covered using a PDMS frame and left in water at 60 °C until complete detachment of the membrane. After detachment, the free-standing membrane was transferred on the ceramic paper using a transfer set up, as previously reported ³. Finally, the transferred sample was cleaned in acetone overnight until complete removal of PMMA.

51 Supplementary Note 1.2 Characterization of MoS₂ monolayers before and after transfer. 52 Scanning Raman spectroscopy was performed with a Renishaw InVia spectrometer equipped with a 53 confocal optical microscope and a 532 nm excitation laser. The spectral resolution of the system is 1 cm⁻¹. Raman experiments were carried out employing a 50X objective (N.A. 0.6), laser power of 54 5 mW and an acquisition time of 2 s. The pixel size is 1 μ m x 1 μ m. The Raman map of the 55 separation of the E_{2g} and A_{1g} modes, reported in Supplementary Figure 1, indicates a highly 56 homogenous monolayer MoS₂ crystal. It is worth noting that the black spots with a separation 57 higher than 21 cm⁻¹ can be related to bilayer terraces. 58



59

60 Supplementary Figure 1 | Raman map showing the separation of the E_{2g} and A_{1g} Raman modes.

62 (ML) on the growth substrate (a) and on paper after transfer (b). The statistical analysis, reported in

63 Supplementary Figure 2c highlights the increases of the A_{1g} / E_{2g} intensity ratio, suggesting an

64 increase of sulphur vacancies concentration in the MoS_2 ML after the transfer process.





66 Supplementary Figure 2 | a, Raman map showing the A_{1g}/E_{2g} ratio of MoS₂ flake on the growth substrate. b, Raman 67 map showing the A_{1g}/E_{2g} ratio of MoS₂ flake on paper after transfer. c, Statistical analysis of the A_{1g}/E_{2g} ratio before 68 and after the transfer.



70 **Supplementary Note 1.3 Electrical Characterization.** Supplementary Figure 3a shows a single flake of MoS₂, which constitutes the device channel, in between the inkjet-printed silver source and 71 drain contacts. The purple dotted line highlights the edges of the flake. Supplementary Figure 3b 72 shows the complete device after printing the hBN dielectric film and the silver gate contact. The 73 inks and the fabrication procedures for all the different components are the same as the reported in 74 the main text (see Methods). A representative transfer characteristic curve is shown in 75 Supplementary Figure 3c. Considering that the channel width of this transistor (W $\simeq 50 \ \mu m$) is 76 77 significantly smaller than that of the device shown in Figure 2a, b, c, d, the current densities (i.e. 78 I_{DS} /W, where I_{DS} is the channel current) of the two devices are comparable. However, several nonidealities can be observed as, for example, a quite high I_{OFF} current. The threshold voltage is 79 slightly negative in this case (around -1.1 V), i.e. the transistor works in depletion mode. Moreover, 80 the mobility calculated for this transistor (0.5 $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$) is smaller than the ones extracted for the 81 82 other devices based on MoS₂ grown on sapphire substrate, on which the results of the main text are based on. This could be probably due to the presence of sulfur vacancies, detrimental for the 83 transport, as highlighted through the Raman analysis. 84





85

Supplementary Figure 3 | Device based on single-layer CVD grown MoS₂. a, Optical image of single flake of MoS₂
 in between silver contacts. The scale bar corresponds to 50 μm. b, optical micrograph of the final device, after printing
 the hBN dielectric film and the silver gate contact. The scale bar corresponds to 250 μm. c, Typical transfer

89 characteristic of a transistor based on single-layer MoS_2 .

90 Supplementary Note 2. Atomic force microscopy of MoS₂ film on sapphire.

- 91 Supplementary Figure 4 shows an atomic force microscopy micrograph of the CVD-grown MoS₂
- 92 film, obtained from solid precursor, on sapphire before the transfer, characterized by a root mean
- square roughness of around 50 pm.



Supplementary Figure 4 | Atomic force microscopy micrograph of the CVD MoS₂. The film is characterized on
 sapphire before the transfer. The images on the sides are zooms of 5 µm x 5 µm of surface area.

109 Supplementary Note 3. Capacitance measurement.

The measurements of the insulator capacitance are carried out using parallel plate capacitor
structures, as described in the main text. In order to measure the capacitance at low frequency (i.e.
in quasi-static conditions), the circuit shown in Supplementary Figure 5a is used.

113 The capacitor under test, C, forms a capacitive voltage divider with a commercial test capacitor, C_T , 114 with known value on the non-inverting input of an operational amplifier (Op-Amp). The Op-Amp is 115 connected in non-inverting configuration, and has a voltage gain:

116
$$A_V = 1 + \frac{R_2}{R_1}$$
 Supplementary Equation 1

where R_1 and R_2 are two resistances, chosen to have a voltage gain of 4, in order to properly amplify the input signal. The waveform generator provides a low frequency (down to 5 mHz) sine wave V_{in} , that is applied to an input of the oscilloscope and to the capacitor under test. The voltage at the Op-Amp input, given by:

121
$$V^+ = V_{in} \frac{c}{c+c_T}$$
 Supplementary Equation 2

is amplified to obtain the output voltage $V_{out} = A_V V^+$; this voltage is sent to an input of the oscilloscope. However, it is necessary to take into account that *C* is not an ideal capacitor; in order to have a more realistic model, the capacitor is represented with the equivalent circuit shown in Supplementary Figure 5b, according to ⁴ C_p represents the capacitive part of the capacitor, while the resistor R_p takes into account the dielectric leakage. Therefore, the output voltage is modified as follows:

128
$$V_{out} = A_V \frac{R_p C_p s + 1}{R_p (C_T + C_p) s + 1} V_{in} = H(s) V_{in}$$
 Supplementary Information 3

where *s* is the Laplace generalized frequency and H(s) is the transfer function between V_{in} and V_{out} . Supplementary Figure 5c shows the voltages V_{in} and V_{out} measured with the oscilloscope. The phase shift φ_0 between the two sine waves, highlighted in Supplementary Figure 5d, is due to the presence of the resistance R_p .

133 The measurement of the output voltage amplitude and the phase shift φ_0 , i.e. of the module and 134 phase of the transfer function H(f) (*f* is the frequency), allows to solve the system of non-linear 135 equations:

136
$$\begin{cases} |H(f)| = \frac{\sqrt{R_p^2 C_p^2 (2\pi f)^2 + 1}}{\sqrt{R_p^2 (C_T + C_p)^2 (2\pi f)^2 + 1}} & \text{Supplementary Equation 4} \\ \angle H(f) = atan (R_p C_p 2\pi f) - atan (R_p (C_T + C_p) 2\pi f) \end{cases}$$

and, therefore, to obtain the resistance R_p and the capacitance C_p . The insulator areal capacitance is obtained dividing the extracted capacitance value by the area of the test capacitor.

The extracted average value of 230 nF cm⁻² explains the low threshold voltages of the devices. In quasi-static conditions, the presence of both water molecules (water is the solvent of the hBN ink employed in this work ⁵) and impurities (moisture absorbance, mobile ions) in the films could influence the charging processes thus increasing its permittivity, as widely observed for both organic and hybrid materials ^{6,7,8,9,10}.



Supplementary Figure 5 | Capacitance measurement setup. a, schematic of the electronic circuit used for the measurement of the capacitance. b, equivalent circuit of the capacitor under measurement. c, input and output voltages as a function of time. d, magnification of the measured signals showing the phase shift between the input and output voltages.

- 149
- 150
- 151
- 152
- 153
- 154

155 Supplementary Note 4. Detailed electrical characterization.

The values of threshold voltage and field-effect mobility reported in the main text are evaluated using the following procedures. Supplementary Figure 6 shows the square root of the channel current as a function of the gate voltage for a representative device. The value of threshold voltage is extrapolated as the x axis intercept of the straight line fitting the square root of the drain current, as shown in the figure. The field-effect mobility has been extracted using the formula in saturation







163 Supplementary Figure 6 | Extraction of the MoS2 FET electrical parameters. Square root of the drain current as a 164 function of the gate voltage. Fit line in red illustrates the range used to fit the data and extract the threshold voltage and 165 the filed-effect mobility value.

In Supplementary Figure 7 the electrical characterization of 26 MoS₂ FETs is reported. Supplementary Figure 7a and Supplementary Figure 7b show the transfer characteristic curves and the gate current vs gate voltage curves for each devices, respectively. A yield of 80% was obtained. As a criterion, we have excluded devices with $I_{Leak} > 5$ nA. A possible explanation for the high I_{Leak} observed in some devices, is likely related to non-uniformities in the insulating layers, which can lead to the presence of pinholes in the printed film ¹¹.

The distribution of the threshold voltages and the field-effect mobility values in the forward sweep 172 173 are reported Supplementary Figure 7c and Supplementary Figure 7d, respectively. The distribution 174 of the threshold voltages and the field-effect mobility values in the backward sweep are reported Supplementary Figure 7e and Supplementary Figure 7f, respectively. The variability of the 175 threshold voltages and the mobility values are, in general, a function of the dielectric, the 176 semiconductor, and their interface 12 . The on currents vary from 1 μ A to nearly 50 μ A. This is 177 probably related to inhomogeneities in the CVD MoS₂ films and the presence of MoS₂ grain 178 boundaries ¹³. Charge carriers interacting with shallow traps, possibly at the MoS₂/dielectric 179 interface can be the cause, of the anticlockwise hysteresis shown in Supplementary Figure 7a and, 180

consequently, of the variation in the threshold voltage (the average value $V_{THforward}$ is (0.38 ± 0.07) V, the average value $V_{THbackward}$ is (0.14 ± 0.06) V.





Supplementary Figure 7 | Electrical characterization of 26 MoS₂ FETs. a, Transfer characteristic curves. b, Gate
 current vs gate voltage curve. c, Distribution of treshold voltage values (forward). d, Distribution of field-effect
 mobility values (forward). e, Distribution of treshold voltage values (backward). f, Distribution of field-effect mobility
 values (backward).

Supplementary Note 4.1 Bending test. To test the devices under tensile strain conditions, the paper substrate is wrapped around rigid jigs of different radii (R: 32 mm, 20 mm, 12 mm, and 8 mm) and the electrical performance are characterized using the same setup (probe tips, ambient condition) reported in Methods. The tensile strain *S* to the bent channel can be calculated using the following equation 13,14 :

 $S = \frac{t_{MoS_2} + t_{total}}{2R} x \ 100$ Supplementary Equation 5

198 Where t_{MoS2} , t_{total} , and R are the thickness of the MoS₂ layer, the thickness of the device, and the 199 bending radius, respectively. The paper employed in this work is characterized by a thickness of 200 275 µm; thus, t_{total} can be considered equal to the substrate thickness. Tensile strains of 0.43%, 201 0.69%, 1.15%, and 1.72% are obtained from Supplementary Equation 5.

219 Supplementary Note 5. Comparison with MoS₂-based FETs on flexible substrates.

Supplementary Figure 8 shows μ_{FE} and $(I_{ON}/I_{OFE})/V_{DD}$ for our devices compared with those 220 221 previously reported in the literature: the closer the points to the top-right corner, the better the 222 performance. MoS₂-based transistors fully fabricated on flexible substrates or transferred on flexible 223 substrates after fabrication are considered. The I_{ON}/I_{OFF} values are re-calculated considering the ITRS definition 15 , and then divided by V_{DD} . Supplementary Data 2 reports the substrates, materials 224 and deposition techniques, V_{GS} supply, μ_{FE} , and $(I_{ON}/I_{OFF})/V_{DD}$ for the manuscripts reported in 225 Figure S8. The devices have been divided into 3 groups, according to the MoS₂ fabrication process. 226 227 The key challenge for the development of high-performing flexible electronics is the use of optimal semiconductors that show good mechanical flexibility, that can be processed using low-temperature 228 approaches, and, most importantly, exploited in large-scale integrated circuits ³³. For these reasons. 229 devices in the grey area ^{33,34,35,36,37,38,39}, which all present remarkable performances and are 230 fabricated using mechanical exfoliated MoS₂, cannot be considered as a valid option. Although 231 devices in the green area don't show competitive performances, they have been included in this 232 233 graph because they are all fabricated using quite challenging deposition techniques for the semiconductor ^{17,40,41,42,43}. In 2017, for example, Kelly et al. ⁴⁰, demonstrated a low-voltage FET 234 characterized by a mobility of 0.15 cm² V⁻¹ s⁻¹ and I_{ON}/I_{OFF} value of around 20, using spray coating 235 236 for the deposition of the active layer. All the transistors reported in the pink area are fabricated with CVD MoS₂ semiconducting layers ^{13,16,44,45,46,47,48,49,50,51,52,53}. As can be seen, our devices are well 237 placed in terms of performance as compared to the others, and they are the only ones that 238 239 simultaneously present inkjet-printed insulating and contacts layers, are fabricated on paper, and 240 can be operated using low-voltages.





Supplementary Figure 8 | Field-effect mobility and $(I_{ON}/I_{OFF})/V_{DD}$ for MoS₂-based FETs characterized on flexible substrates previously reported in the literature. V_{DD} is the supply voltage for each device. Blue stars, this work, (13, 16, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53). A detail comparison is reported in Supplementary Data 2.

inkjet-printed silver contacts; purple star, this work, inkjet-printed graphene contacts; grey dots, mechanical exfoliated MoS₂ (33, 34, 35, 36, 37, 38, 39); green dots, other deposition methods (17, 40, 41, 42, 43); fuchsia dots, CVD MoS₂

266 Supplementary Note 6. PEL P60 details.

PEL P60 (purchased from Printed Electronics Limited) is a cellulose-based paper (of a thickness of around 250 µm) coated with a microporous ceramic slurry (of a thickness of around 25 µm).
Supplementary Figure 9 shows the profile of the paper surface.





287 Supplementary Note 7. FET geometrical dimensions.

288 Supplementary Table 1 | Widths and lengths of 26 MoS₂ FETs.

Device number	Width (µm)	Lenght (µm)
Device 1	505	55
Device 2	370	40
Device 3	460	50
Device 4	470	50
Device 5	500	55
Device 6	500	55
Device 7	500	50
Device 8	510	55
Device 9	250	30
Device 10	250	30
Device 11	500	50
Device 12	500	55
Device 13	505	50
Device 14	500	55
Device 15	500	55
Device 16	500	50
Device 17	510	55
Device 18	500	55
Device 19	500	60
Device 20	510	50
Device 21	505	50
Device 22	490	50
Device 23	500	50
Device 24	515	40
Device 25	500	50
Device 26	505	50

290 Supplementary References

- Kim, H. *et al.* Role of alkali metal promoter in enhancing lateral growth of monolayer
 transition metal dichalcogenides. *Nanotechnology* 28, 36LT01 (2017).
- 293 2. Miseikis, V. *et al.* Deterministic patterned growth of high-mobility large-crystal graphene: A
 294 path towards wafer scale integration. *2D Mater.* 4, (2017).
- Miseikis, V. *et al.* Rapid CVD growth of millimetre-sized single crystal graphene using a cold-wall reactor. *2D Mater.* 2, (2015).
- Worsley, R. *et al.* All-2D Material Inkjet-Printed Capacitors: Toward Fully Printed
 Integrated Circuits. *ACS Nano* 13, 54–60 (2019).
- McManus, D. *et al.* Water-based and biocompatible 2D crystal inks for all-inkjet-printed heterostructures. *Nat. Nanotechnol.* 12, 343–350 (2017).
- Bäcklund, T. G., Österbacka, R., Stubb, H., Bobacka, J. & Ivaska, A. Operating principle of polymer insulator organic thin-film transistors exposed to moisture. *J. Appl. Phys.* 98, 074504 (2005).
- Kim, S. H. *et al.* Effect of the hydrophobicity and thickness of polymer gate dielectrics on the hysteresis behavior of pentacene-based field-effect transistors. *J. Appl. Phys.* 105, 104509 (2009).
- Kong, D. *et al.* Capacitance Characterization of Elastomeric Dielectrics for Applications in Intrinsically Stretchable Thin Film Transistors. *Adv. Funct. Mater.* 26, 4680–4686 (2016).
- 309 9. Zhang, C. X. *et al.* Total ionizing dose effects on hBN encapsulated graphene devices. *IEEE* 310 *Trans. Nucl. Sci.* 61, 2868–2873 (2014).
- Tsekmes, I. A., Kochetov, R., Morshuis, P. H. F. & Smit, J. J. Evaluating the effect of
 particle distribution and dispersion on the dielectric response of boron nitride epoxy
 nanocomposites. in *2014 IEEE Electrical Insulation Conference (EIC)* 329–332 (IEEE,
 2014).
- Kelly, A. G., Finn, D., Harvey, A., Hallam, T. & Coleman, J. N. All-printed capacitors from
 graphene-BN-graphene nanosheet heterostructures. *Appl. Phys. Lett.* 109, 023107 (2016).
- Feng, W., Zheng, W., Cao, W. & Hu, P. Back Gated Multilayer InSe Transistors with
 Enhanced Carrier Mobilities via the Suppression of Carrier Scattering from a Dielectric
 Interface. *Adv. Mater.* 26, 6587–6593 (2014).
- Kim, T.-Y. *et al.* Transparent Large-Area MoS₂ Phototransistors with Inkjet-Printed
 Components on Flexible Platforms. *ACS Nano* 11, 10273–10280 (2017).
- 14. Casiraghi, C. *et al.* Inkjet printed 2D-crystal based strain gauges on paper. *Carbon N. Y.* 129, 462–467 (2018).
- International Technology Roadmap for Semiconductors ITRS. Available at:
 http://www.itrs2.net/.
- Park, S. & Akinwande, D. First demonstration of high performance 2D monolayer transistors
 on paper substrates in 2017 IEEE International Electron Devices Meeting (IEDM) 5.2.1 5.2.4 (IEEE, 2017).
- Sahatiya, P. & Badhulika, S. Wireless, Smart, Human Motion Monitoring Using Solution
 Processed Fabrication of Graphene-MoS₂ Transistors on Paper. *Adv. Electron. Mater.* 4,

331		1700388 (2018).
332 333 334	18.	Veeralingam, S. & Badhulika, S. 2D - SnSe ₂ nanoflakes on paper with 1D - NiO gate insulator based MISFET as multifunctional NIR photo switch and flexible temperature sensor. <i>Mater. Sci. Semicond. Process.</i> 105 , 104738 (2020).
335 336	19.	Huang, J. <i>et al.</i> Highly Transparent and Flexible Nanopaper Transistors. <i>ACS Nano</i> 7, 2106–2113 (2013).
337 338	20.	Minari, T. <i>et al.</i> Room-temperature printing of organic thin-film transistors with π -junction gold nanoparticles. <i>Adv. Funct. Mater.</i> 24 , 4886–4892 (2014).
339 340	21.	Fujisaki, Y. <i>et al.</i> Transparent Nanopaper-Based Flexible Organic Thin-Film Transistor Array. <i>Adv. Funct. Mater.</i> 24 , 1657–1663 (2014).
341 342	22.	Hyun, W. J. <i>et al.</i> All-Printed, Foldable Organic Thin-Film Transistors on Glassine Paper. <i>Adv. Mater.</i> 27 , 7058–7064 (2015).
343 344	23.	Dai, S. <i>et al.</i> Intrinsically ionic conductive cellulose nanopapers applied as all solid dielectrics for low voltage organic transistors. <i>Nat. Commun.</i> 9 , 2737 (2018).
345 346	24.	Kraft, U. <i>et al.</i> Low-Voltage, High-Frequency Organic Transistors and Unipolar and Complementary Ring Oscillators on Paper. <i>Adv. Electron. Mater.</i> 5 , 1800453 (2019).
347 348	25.	Casula, G. <i>et al.</i> Printed, Low-Voltage, All-Organic Transistors and Complementary Circuits on Paper Substrate. <i>Adv. Electron. Mater.</i> 1901027 , 1–9 (2020).
349 350	26.	Martins, R. F. P. <i>et al.</i> Recyclable, Flexible, Low-Power Oxide Electronics. <i>Adv. Funct. Mater.</i> 23 , 2153–2161 (2013).
351 352	27.	Thiemann, S. <i>et al.</i> Cellulose-based ionogels for paper electronics. <i>Adv. Funct. Mater.</i> 24 , 625–634 (2014).
353 354 355	28.	Kim, S. J. <i>et al.</i> Nonvolatile memory thin-film transistors using biodegradable chicken albumen gate insulator and oxide semiconductor channel on eco-friendly paper substrate. <i>ACS Appl. Mater. Interfaces</i> 7 , 4869–4874 (2015).
356 357	29.	Gaspar, D. <i>et al.</i> Planar Dual Gate Paper/Oxide Field Effect Transistors as Universal Logic Gates. <i>Adv. Electron. Mater.</i> 4 , 1800423 (2018).
358 359 360	30.	Wang, X., Gao, Y., Liu, Z., Luo, J. & Wan, Q. Flexible Low-Voltage IGZO Thin-Film Transistors With Polymer Electret Gate Dielectrics on Paper Substrates. <i>IEEE Electron Device Lett.</i> 40 , 224–227 (2019).
361 362	31.	Liu, N., Yun, K. N., Yu, HY., Shim, J. H. & Lee, C. J. High-performance carbon nanotube thin-film transistors on flexible paper substrates. <i>Appl. Phys. Lett.</i> 106 , 103106 (2015).
363 364	32.	Yoon, J. <i>et al.</i> Flammable carbon nanotube transistors on a nitrocellulose paper substrate for transient electronics. <i>Nano Res.</i> 10 , 87–96 (2017).
365 366	33.	Chung, J. W. <i>et al.</i> Flexible nano-hybrid inverter based on inkjet-printed organic and 2D multilayer MoS ₂ thin film transistor. <i>Org. Electron.</i> 15 , 3038–3042 (2014).
367 368	34.	Chang, H. Y. <i>et al.</i> High-performance, highly bendable MoS ₂ transistors with high-K dielectrics for flexible low-power systems. <i>ACS Nano</i> 7, 5446–5452 (2013).
369 370	35.	Lee, G. H. <i>et al.</i> Flexible and transparent MoS ₂ field-effect transistors on hexagonal boron nitride-graphene heterostructures. <i>ACS Nano</i> 7 , 7931–7936 (2013).

371 372	36.	Lee, I. <i>et al.</i> Ultrahigh Gauge Factor in Graphene/MoS ₂ Heterojunction Field Effect Transistor with Variable Schottky Barrier. <i>ACS Nano</i> 13 , 8392–8400 (2019).
373 374	37.	Salvatore, G. A. <i>et al.</i> Fabrication and transfer of flexible few-layers MoS ₂ thin film transistors to any arbitrary substrate. <i>ACS Nano</i> 7, 8809–8815 (2013).
375 376	38.	Yoon, J. <i>et al.</i> Highly Flexible and Transparent Multilayer MoS ₂ Transistors with Graphene Electrodes. <i>Small</i> 9 , 3295–3300 (2013).
377 378	39.	Lee, H. <i>et al.</i> Transfer of transition-metal dichalcogenide circuits onto arbitrary substrates for flexible device applications. <i>Nanoscale</i> 11 , 22118–22124 (2019).
379 380	40.	Kelly, A. G. <i>et al.</i> All-printed thin-film transistors from networks of liquid-exfoliated nanosheets. <i>Science.</i> 356 , 69–73 (2017).
381 382	41.	Sirota, B., Glavin, N. & Voevodin, A. A. Room temperature magnetron sputtering and laser annealing of ultrathin MoS_2 for flexible transistors. <i>Vacuum</i> 160 , 133–138 (2019).
383 384	42.	Tsai, WC. & Lin, IC. Development of a piezoelectric immunosensor for the detection of alpha-fetoprotein. <i>Sensors Actuators B Chem.</i> 106 , 455–460 (2005).
385 386	43.	Lin, Z. <i>et al.</i> Solution-processable 2D semiconductors for high-performance large-area electronics. <i>Nature</i> 562 , 254–258 (2018).
387 388 389	44.	Amani, M., Burke, R. A., Proie, R. M. & Dubey, M. Flexible integrated circuits and multifunctional electronics based on single atomic layers of MoS ₂ and graphene. <i>Nanotechnology</i> 26 , (2015).
390 391	45.	Chang, H. Y. <i>et al.</i> Large-Area Monolayer MoS ₂ for Flexible Low-Power RF Nanoelectronics in the GHz Regime. <i>Adv. Mater.</i> 28 , 1818–1823 (2016).
392 393	46.	Das, T. <i>et al.</i> Highly Flexible Hybrid CMOS Inverter Based on Si Nanomembrane and Molybdenum Disulfide. <i>Small</i> 12 , 5720–5727 (2016).
394 395 396	47.	Jang, J. <i>et al.</i> Mechanoluminescent, Air-Dielectric MoS 2 Transistors as Active-Matrix Pressure Sensors for Wide Detection Ranges from Footsteps to Cellular Motions. <i>Nano Lett.</i> 20 , 66–74 (2020).
397 398	48.	Petrone, N., Cui, X., Hone, J., Chari, T. & Shepard, K. Flexible 2D FETs using hBN dielectrics. <i>Tech. Dig Int. Electron Devices Meet. IEDM</i> , 19.8.1-19.8.4 (2015).
399 400	49.	Pu, J. <i>et al.</i> Highly flexible MoS ₂ thin-film transistors with ion gel dielectrics. <i>Nano Lett.</i> 12 , 4013–4017 (2012).
401 402 403 404	50.	Qu, Z., Tang, H., Ye, H., Fan, X. & Zhang, G. Electrical and optical characterization of MoS ₂ thin film transistors and the effect of strain on their performances. in 2019 20th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE) 1–5 (IEEE, 2019).
405 406	51.	Shinde, S. M. <i>et al.</i> Surface-Functionalization-Mediated Direct Transfer of Molybdenum Disulfide for Large-Area Flexible Devices. <i>Adv. Funct. Mater.</i> 28 , 1–11 (2018).
407 408	52.	Zhao, J. <i>et al.</i> Integrated Flexible and High-Quality Thin Film Transistors Based on Monolayer MoS ₂ . <i>Adv. Electron. Mater.</i> 2 , 1500379 (2016).
409 410	53.	Zhu, Y. <i>et al.</i> Monolayer Molybdenum Disulfide Transistors with Single-Atom-Thick Gates. <i>Nano Lett.</i> 18 , 3807–3813 (2018).