

Supplementary information

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21

Low-voltage 2D materials-based printed field-effect transistors for integrated digital and analog electronics

on paper

Conti et al.

22 **Supplementary Note 1. CVD grown MoS₂ on SiO₂/Si substrate**

23 **Supplementary Note 1.1 Growth and transfer.** As an alternative to sapphire, we have considered
24 the CVD growth of MoS₂ on top of SiO₂ substrates. In particular, the MoS₂ flakes were obtained
25 using the liquid precursor CVD (LPCVD) growth method ¹. First, two aqueous solutions (solution
26 A and solution B) containing ammonium heptamolybdate (AHM, SigmaAldrich, 431346), as Mo
27 precursor, and NaOH, as growth promoter, were prepared by dissolving 0.4 g of AHM in 30 ml
28 deionized (DI) water and 0.1 g of NaOH in 40 ml of DI water, respectively. Then, solution A,
29 solution B and iodixanol (Sigma-Aldrich, Opti Prep, D1556) were mixed using a ratio of 1 : 1.5 : 1
30 and spin coated on Si/SiO₂ substrate, which was previously cleaned in acetone, isopropanol and
31 treated with oxygen plasma for 5 minutes. The growth was carried out in a two-zone horizontal
32 furnace, where the spin coated substrate was heated at 700 °C in atmospheric pressure for 15
33 minutes under constant Ar flux, while sulphur was maintained at 200 °C. After growth, the MoS₂
34 flakes were transferred on paper using a semi-dry transfer approach as reported in ². Specifically,
35 the sample was covered by a polymeric membrane of PMMA baked at 90 °C for 2 minutes. Then,
36 the sample was covered using a PDMS frame and left in water at 60 °C until complete detachment
37 of the membrane. After detachment, the free-standing membrane was transferred on the ceramic
38 paper using a transfer set up, as previously reported ³. Finally, the transferred sample was cleaned in
39 acetone overnight until complete removal of PMMA.

40

41

42

43

44

45

46


47

48

49

50


51 **Supplementary Note 1.2 Characterization of MoS₂ monolayers before and after transfer.**
 52 Scanning Raman spectroscopy was performed with a Renishaw InVia spectrometer equipped with a
 53 confocal optical microscope and a 532 nm excitation laser. The spectral resolution of the system is
 54 1 cm⁻¹. Raman experiments were carried out employing a 50X objective (N.A. 0.6), laser power of
 55 5 mW and an acquisition time of 2 s. The pixel size is 1 μm x 1 μm. The Raman map of the
 56 separation of the E_{2g} and A_{1g} modes, reported in Supplementary Figure 1, indicates a highly
 57 homogenous monolayer MoS₂ crystal. It is worth noting that the black spots with a separation
 58 higher than 21 cm⁻¹ can be related to bilayer terraces.



59

60 **Supplementary Figure 1 | Raman map showing the separation of the E_{2g} and A_{1g} Raman modes.**

61 Supplementary Figure 2 shows the Raman maps of A_{1g} / E_{2g} intensity ratio modes MoS₂ monolayer
 62 (ML) on the growth substrate (a) and on paper after transfer (b). The statistical analysis, reported in
 63 Supplementary Figure 2c highlights the increases of the A_{1g} / E_{2g} intensity ratio, suggesting an
 64 increase of sulphur vacancies concentration in the MoS₂ ML after the transfer process.




65

66 **Supplementary Figure 2 | a,** Raman map showing the A_{1g} / E_{2g} ratio of MoS₂ flake on the growth substrate. **b,** Raman
 67 map showing the A_{1g} / E_{2g} ratio of MoS₂ flake on paper after transfer. **c,** Statistical analysis of the A_{1g} / E_{2g} ratio before
 68 and after the transfer.

69

70 **Supplementary Note 1.3 Electrical Characterization.** Supplementary Figure 3a shows a single
 71 flake of MoS₂, which constitutes the device channel, in between the inkjet-printed silver source and
 72 drain contacts. The purple dotted line highlights the edges of the flake. Supplementary Figure 3b
 73 shows the complete device after printing the hBN dielectric film and the silver gate contact. The
 74 inks and the fabrication procedures for all the different components are the same as the reported in
 75 the main text (see Methods). A representative transfer characteristic curve is shown in
 76 Supplementary Figure 3c. Considering that the channel width of this transistor ($W \approx 50 \mu\text{m}$) is
 77 significantly smaller than that of the device shown in Figure 2a, b, c, d, the current densities (i.e.
 78 I_{DS}/W , where I_{DS} is the channel current) of the two devices are comparable. However, several non-
 79 idealities can be observed as, for example, a quite high I_{OFF} current. The threshold voltage is
 80 slightly negative in this case (around -1.1 V), i.e. the transistor works in depletion mode. Moreover,
 81 the mobility calculated for this transistor ($0.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$) is smaller than the ones extracted for the
 82 other devices based on MoS₂ grown on sapphire substrate, on which the results of the main text are
 83 based on. This could be probably due to the presence of sulfur vacancies, detrimental for the
 84 transport, as highlighted through the Raman analysis.




85

86 **Supplementary Figure 3 | Device based on single-layer CVD grown MoS₂.** a, Optical image of single flake of MoS₂
 87 in between silver contacts. The scale bar corresponds to 50 μm . b, optical micrograph of the final device, after printing
 88 the hBN dielectric film and the silver gate contact. The scale bar corresponds to 250 μm . c, Typical transfer
 89 characteristic of a transistor based on single-layer MoS₂.

90 **Supplementary Note 2. Atomic force microscopy of MoS₂ film on sapphire.**

91 Supplementary Figure 4 shows an atomic force microscopy micrograph of the CVD-grown MoS₂
92 film, obtained from solid precursor, on sapphire before the transfer, characterized by a root mean
93 square roughness of around 50 nm.



94

95 **Supplementary Figure 4 | Atomic force microscopy micrograph of the CVD MoS₂.** The film is characterized on
96 sapphire before the transfer. The images on the sides are zooms of 5 μm x 5 μm of surface area.

97

98

99

100

101

102

103

104

105

106

107

108

109 **Supplementary Note 3. Capacitance measurement.**

110 The measurements of the insulator capacitance are carried out using parallel plate capacitor
 111 structures, as described in the main text. In order to measure the capacitance at low frequency (i.e.
 112 in quasi-static conditions), the circuit shown in Supplementary Figure 5a is used.

113 The capacitor under test, C , forms a capacitive voltage divider with a commercial test capacitor, C_T ,
 114 with known value on the non-inverting input of an operational amplifier (Op-Amp). The Op-Amp is
 115 connected in non-inverting configuration, and has a voltage gain:

$$116 \quad A_V = 1 + \frac{R_2}{R_1} \quad \text{Supplementary Equation 1}$$

117 where R_1 and R_2 are two resistances, chosen to have a voltage gain of 4, in order to properly amplify
 118 the input signal. The waveform generator provides a low frequency (down to 5 mHz) sine wave V_{in} ,
 119 that is applied to an input of the oscilloscope and to the capacitor under test. The voltage at the Op-
 120 Amp input, given by:

$$121 \quad V^+ = V_{in} \frac{C}{C+C_T} \quad \text{Supplementary Equation 2}$$

122 is amplified to obtain the output voltage $V_{out} = A_V V^+$; this voltage is sent to an input of the
 123 oscilloscope. However, it is necessary to take into account that C is not an ideal capacitor; in order
 124 to have a more realistic model, the capacitor is represented with the equivalent circuit shown in
 125 Supplementary Figure 5b, according to ⁴ C_p represents the capacitive part of the capacitor, while the
 126 resistor R_p takes into account the dielectric leakage. Therefore, the output voltage is modified as
 127 follows:


$$128 \quad V_{out} = A_V \frac{R_p C_p s + 1}{R_p (C_T + C_p) s + 1} V_{in} = H(s) V_{in} \quad \text{Supplementary Information 3}$$

129 where s is the Laplace generalized frequency and $H(s)$ is the transfer function between V_{in} and V_{out} .
 130 Supplementary Figure 5c shows the voltages V_{in} and V_{out} measured with the oscilloscope. The phase
 131 shift φ_0 between the two sine waves, highlighted in Supplementary Figure 5d, is due to the presence
 132 of the resistance R_p .

133 The measurement of the output voltage amplitude and the phase shift φ_0 , i.e. of the module and
 134 phase of the transfer function $H(f)$ (f is the frequency), allows to solve the system of non-linear
 135 equations:

$$136 \quad \begin{cases} |H(f)| = \frac{\sqrt{R_p^2 C_p^2 (2\pi f)^2 + 1}}{\sqrt{R_p^2 (C_T + C_p)^2 (2\pi f)^2 + 1}} \\ \angle H(f) = \text{atan}(R_p C_p 2\pi f) - \text{atan}(R_p (C_T + C_p) 2\pi f) \end{cases} \quad \text{Supplementary Equation 4}$$

137 and, therefore, to obtain the resistance R_p and the capacitance C_p . The insulator areal capacitance is
 138 obtained dividing the extracted capacitance value by the area of the test capacitor.
 139 The extracted average value of 230 nF cm^{-2} explains the low threshold voltages of the devices. In
 140 quasi-static conditions, the presence of both water molecules (water is the solvent of the hBN ink
 141 employed in this work ⁵) and impurities (moisture absorbance, mobile ions) in the films could
 142 influence the charging processes thus increasing its permittivity, as widely observed for both
 143 organic and hybrid materials ^{6,7,8,9,10}.



144

145 **Supplementary Figure 5 | Capacitance measurement setup.** **a**, schematic of the electronic circuit used for the
 146 measurement of the capacitance. **b**, equivalent circuit of the capacitor under measurement. **c**, input and output voltages
 147 as a function of time. **d**, magnification of the measured signals showing the phase shift between the input and output
 148 voltages.

149

150

151


152

153

154

155 **Supplementary Note 4. Detailed electrical characterization.**

156 The values of threshold voltage and field-effect mobility reported in the main text are evaluated
157 using the following procedures. Supplementary Figure 6 shows the square root of the channel
158 current as a function of the gate voltage for a representative device. The value of threshold voltage
159 is extrapolated as the x axis intercept of the straight line fitting the square root of the drain current,
160 as shown in the figure. The field-effect mobility has been extracted using the formula in saturation
161 regime [equation (1) of the main text].




162

163 **Supplementary Figure 6 | Extraction of the MoS₂ FET electrical parameters.** Square root of the drain current as a
164 function of the gate voltage. Fit line in red illustrates the range used to fit the data and extract the threshold voltage and
165 the field-effect mobility value.

166 In Supplementary Figure 7 the electrical characterization of 26 MoS₂ FETs is reported.
167 Supplementary Figure 7a and Supplementary Figure 7b show the transfer characteristic curves and
168 the gate current vs gate voltage curves for each device, respectively. A yield of 80% was obtained.
169 As a criterion, we have excluded devices with $I_{Leak} > 5$ nA. A possible explanation for the high I_{Leak}
170 observed in some devices, is likely related to non-uniformities in the insulating layers, which can
171 lead to the presence of pinholes in the printed film ¹¹.

172 The distribution of the threshold voltages and the field-effect mobility values in the forward sweep
173 are reported Supplementary Figure 7c and Supplementary Figure 7d, respectively. The distribution
174 of the threshold voltages and the field-effect mobility values in the backward sweep are reported
175 Supplementary Figure 7e and Supplementary Figure 7f, respectively. The variability of the
176 threshold voltages and the mobility values are, in general, a function of the dielectric, the
177 semiconductor, and their interface ¹². The on currents vary from 1 μ A to nearly 50 μ A. This is
178 probably related to inhomogeneities in the CVD MoS₂ films and the presence of MoS₂ grain
179 boundaries ¹³. Charge carriers interacting with shallow traps, possibly at the MoS₂/dielectric
180 interface can be the cause, of the anticlockwise hysteresis shown in Supplementary Figure 7a and,

181 consequently, of the variation in the threshold voltage (the average value $V_{THforward}$ is (0.38 ± 0.07)
 182 V, the average value $V_{THbackward}$ is (0.14 ± 0.06) V.



183

184 **Supplementary Figure 7 | Electrical characterization of 26 MoS₂ FETs.** a, Transfer characteristic curves. b, Gate
 185 gate current vs gate voltage curve. c, Distribution of treshold voltage values (forward). d, Distribution of field-effect
 186 mobility values (forward). e, Distribution of treshold voltage values (backward). f, Distribution of field-effect mobility
 187 values (backward).

188

189

190

191

192 **Supplementary Note 4.1 Bending test.** To test the devices under tensile strain conditions, the
193 paper substrate is wrapped around rigid jigs of different radii (R: 32 mm, 20 mm, 12 mm, and 8
194 mm) and the electrical performance are characterized using the same setup (probe tips, ambient
195 condition) reported in Methods. The tensile strain S to the bent channel can be calculated using the
196 following equation ^{13,14}:

$$197 \quad S = \frac{t_{MoS_2} + t_{total}}{2R} \times 100 \quad \text{Supplementary Equation 5}$$

198 Where t_{MoS_2} , t_{total} , and R are the thickness of the MoS₂ layer, the thickness of the device, and the
199 bending radius, respectively. The paper employed in this work is characterized by a thickness of
200 275 μm; thus, t_{total} can be considered equal to the substrate thickness. Tensile strains of 0.43%,
201 0.69%, 1.15%, and 1.72% are obtained from Supplementary Equation 5.

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216


217

218

219 **Supplementary Note 5. Comparison with MoS₂-based FETs on flexible substrates.**

220 Supplementary Figure 8 shows μ_{FE} and $(I_{ON}/I_{OFF})/V_{DD}$ for our devices compared with those
221 previously reported in the literature: the closer the points to the top-right corner, the better the
222 performance. MoS₂-based transistors fully fabricated on flexible substrates or transferred on flexible
223 substrates after fabrication are considered. The I_{ON}/I_{OFF} values are re-calculated considering the
224 ITRS definition¹⁵, and then divided by V_{DD} . Supplementary Data 2 reports the substrates, materials
225 and deposition techniques, V_{GS} supply, μ_{FE} , and $(I_{ON}/I_{OFF})/V_{DD}$ for the manuscripts reported in
226 Figure S8. The devices have been divided into 3 groups, according to the MoS₂ fabrication process.
227 The key challenge for the development of high-performing flexible electronics is the use of optimal
228 semiconductors that show good mechanical flexibility, that can be processed using low-temperature
229 approaches, and, most importantly, exploited in large-scale integrated circuits³³. For these reasons,
230 devices in the grey area^{33,34,35,36,37,38,39}, which all present remarkable performances and are
231 fabricated using mechanical exfoliated MoS₂, cannot be considered as a valid option. Although
232 devices in the green area don't show competitive performances, they have been included in this
233 graph because they are all fabricated using quite challenging deposition techniques for the
234 semiconductor^{17,40,41,42,43}. In 2017, for example, Kelly *et al.*⁴⁰, demonstrated a low-voltage FET
235 characterized by a mobility of $0.15 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and I_{ON}/I_{OFF} value of around 20, using spray coating
236 for the deposition of the active layer. All the transistors reported in the pink area are fabricated with
237 CVD MoS₂ semiconducting layers^{13,16,44,45,46,47,48,49,50,51,52,53}. As can be seen, our devices are well
238 placed in terms of performance as compared to the others, and they are the only ones that
239 simultaneously present inkjet-printed insulating and contacts layers, are fabricated on paper, and
240 can be operated using low-voltages.

241



242

243 **Supplementary Figure 8 | Field-effect mobility and $(I_{ON}/I_{OFF})/V_{DD}$ for MoS₂-based FETs characterized on flexible**
 244 **substrates previously reported in the literature.** V_{DD} is the supply voltage for each device. Blue stars, this work,
 245 inkjet-printed silver contacts; purple star, this work, inkjet-printed graphene contacts; grey dots, mechanical exfoliated
 246 MoS₂ (33, 34, 35, 36, 37, 38, 39); green dots, other deposition methods (17, 40, 41, 42, 43); fuchsia dots, CVD MoS₂
 247 (13, 16, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53). A detail comparison is reported in Supplementary Data 2.
 248

249

250

251

252

253

254

255

256

257

258

259

260

261

262


263

264

265

266 **Supplementary Note 6. PEL P60 details.**

267 PEL P60 (purchased from Printed Electronics Limited) is a cellulose-based paper (of a thickness of
268 around 250 μm) coated with a microporous ceramic slurry (of a thickness of around 25 μm).
269 Supplementary Figure 9 shows the profile of the paper surface.



270

271 **Supplementary Figure 9 | Variation of the surface of the paper substrate employed in this work.**

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287 **Supplementary Note 7. FET geometrical dimensions.**

288 **Supplementary Table 1 | Widths and lengths of 26 MoS₂ FETs.**

Device number	Width (μm)	Lenght (μm)
Device 1	505	55
Device 2	370	40
Device 3	460	50
Device 4	470	50
Device 5	500	55
Device 6	500	55
Device 7	500	50
Device 8	510	55
Device 9	250	30
Device 10	250	30
Device 11	500	50
Device 12	500	55
Device 13	505	50
Device 14	500	55
Device 15	500	55
Device 16	500	50
Device 17	510	55
Device 18	500	55
Device 19	500	60
Device 20	510	50
Device 21	505	50
Device 22	490	50
Device 23	500	50
Device 24	515	40
Device 25	500	50
Device 26	505	50

289

290 Supplementary References

- 291 1. Kim, H. *et al.* Role of alkali metal promoter in enhancing lateral growth of monolayer
292 transition metal dichalcogenides. *Nanotechnology* **28**, 36LT01 (2017).
- 293 2. Miseikis, V. *et al.* Deterministic patterned growth of high-mobility large-crystal graphene: A
294 path towards wafer scale integration. *2D Mater.* **4**, (2017).
- 295 3. Miseikis, V. *et al.* Rapid CVD growth of millimetre-sized single crystal graphene using a
296 cold-wall reactor. *2D Mater.* **2**, (2015).
- 297 4. Worsley, R. *et al.* All-2D Material Inkjet-Printed Capacitors: Toward Fully Printed
298 Integrated Circuits. *ACS Nano* **13**, 54–60 (2019).
- 299 5. McManus, D. *et al.* Water-based and biocompatible 2D crystal inks for all-inkjet-printed
300 heterostructures. *Nat. Nanotechnol.* **12**, 343–350 (2017).
- 301 6. Bäcklund, T. G., Österbacka, R., Stubb, H., Bobacka, J. & Ivaska, A. Operating principle of
302 polymer insulator organic thin-film transistors exposed to moisture. *J. Appl. Phys.* **98**,
303 074504 (2005).
- 304 7. Kim, S. H. *et al.* Effect of the hydrophobicity and thickness of polymer gate dielectrics on the
305 hysteresis behavior of pentacene-based field-effect transistors. *J. Appl. Phys.* **105**, 104509
306 (2009).
- 307 8. Kong, D. *et al.* Capacitance Characterization of Elastomeric Dielectrics for Applications in
308 Intrinsically Stretchable Thin Film Transistors. *Adv. Funct. Mater.* **26**, 4680–4686 (2016).
- 309 9. Zhang, C. X. *et al.* Total ionizing dose effects on hBN encapsulated graphene devices. *IEEE*
310 *Trans. Nucl. Sci.* **61**, 2868–2873 (2014).
- 311 10. Tsekmes, I. A., Kochetov, R., Morshuis, P. H. F. & Smit, J. J. Evaluating the effect of
312 particle distribution and dispersion on the dielectric response of boron nitride - epoxy
313 nanocomposites. in *2014 IEEE Electrical Insulation Conference (EIC)* 329–332 (IEEE,
314 2014).
- 315 11. Kelly, A. G., Finn, D., Harvey, A., Hallam, T. & Coleman, J. N. All-printed capacitors from
316 graphene-BN-graphene nanosheet heterostructures. *Appl. Phys. Lett.* **109**, 023107 (2016).
- 317 12. Feng, W., Zheng, W., Cao, W. & Hu, P. Back Gated Multilayer InSe Transistors with
318 Enhanced Carrier Mobilities via the Suppression of Carrier Scattering from a Dielectric
319 Interface. *Adv. Mater.* **26**, 6587–6593 (2014).
- 320 13. Kim, T.-Y. *et al.* Transparent Large-Area MoS₂ Phototransistors with Inkjet-Printed
321 Components on Flexible Platforms. *ACS Nano* **11**, 10273–10280 (2017).
- 322 14. Casiraghi, C. *et al.* Inkjet printed 2D-crystal based strain gauges on paper. *Carbon N. Y.* **129**,
323 462–467 (2018).
- 324 15. International Technology Roadmap for Semiconductors - ITRS. Available at:
325 <http://www.itrs2.net/>.
- 326 16. Park, S. & Akinwande, D. First demonstration of high performance 2D monolayer transistors
327 on paper substrates in *2017 IEEE International Electron Devices Meeting (IEDM)* 5.2.1-
328 5.2.4 (IEEE, 2017).
- 329 17. Sahatiya, P. & Badhulika, S. Wireless, Smart, Human Motion Monitoring Using Solution
330 Processed Fabrication of Graphene-MoS₂ Transistors on Paper. *Adv. Electron. Mater.* **4**,

- 331 1700388 (2018).
- 332 18. Veeralingam, S. & Badhulika, S. 2D - SnSe₂ nanoflakes on paper with 1D - NiO gate
333 insulator based MISFET as multifunctional NIR photo switch and flexible temperature
334 sensor. *Mater. Sci. Semicond. Process.* **105**, 104738 (2020).
- 335 19. Huang, J. *et al.* Highly Transparent and Flexible Nanopaper Transistors. *ACS Nano* **7**, 2106–
336 2113 (2013).
- 337 20. Minari, T. *et al.* Room-temperature printing of organic thin-film transistors with π -junction
338 gold nanoparticles. *Adv. Funct. Mater.* **24**, 4886–4892 (2014).
- 339 21. Fujisaki, Y. *et al.* Transparent Nanopaper-Based Flexible Organic Thin-Film Transistor
340 Array. *Adv. Funct. Mater.* **24**, 1657–1663 (2014).
- 341 22. Hyun, W. J. *et al.* All-Printed, Foldable Organic Thin-Film Transistors on Glassine Paper.
342 *Adv. Mater.* **27**, 7058–7064 (2015).
- 343 23. Dai, S. *et al.* Intrinsically ionic conductive cellulose nanopapers applied as all solid
344 dielectrics for low voltage organic transistors. *Nat. Commun.* **9**, 2737 (2018).
- 345 24. Kraft, U. *et al.* Low-Voltage, High-Frequency Organic Transistors and Unipolar and
346 Complementary Ring Oscillators on Paper. *Adv. Electron. Mater.* **5**, 1800453 (2019).
- 347 25. Casula, G. *et al.* Printed, Low-Voltage, All-Organic Transistors and Complementary Circuits
348 on Paper Substrate. *Adv. Electron. Mater.* **1901027**, 1–9 (2020).
- 349 26. Martins, R. F. P. *et al.* Recyclable, Flexible, Low-Power Oxide Electronics. *Adv. Funct.*
350 *Mater.* **23**, 2153–2161 (2013).
- 351 27. Thiemann, S. *et al.* Cellulose-based ionogels for paper electronics. *Adv. Funct. Mater.* **24**,
352 625–634 (2014).
- 353 28. Kim, S. J. *et al.* Nonvolatile memory thin-film transistors using biodegradable chicken
354 albumen gate insulator and oxide semiconductor channel on eco-friendly paper substrate.
355 *ACS Appl. Mater. Interfaces* **7**, 4869–4874 (2015).
- 356 29. Gaspar, D. *et al.* Planar Dual \square Gate Paper/Oxide Field Effect Transistors as Universal Logic
357 Gates. *Adv. Electron. Mater.* **4**, 1800423 (2018).
- 358 30. Wang, X., Gao, Y., Liu, Z., Luo, J. & Wan, Q. Flexible Low-Voltage IGZO Thin-Film
359 Transistors With Polymer Electret Gate Dielectrics on Paper Substrates. *IEEE Electron*
360 *Device Lett.* **40**, 224–227 (2019).
- 361 31. Liu, N., Yun, K. N., Yu, H.-Y., Shim, J. H. & Lee, C. J. High-performance carbon nanotube
362 thin-film transistors on flexible paper substrates. *Appl. Phys. Lett.* **106**, 103106 (2015).
- 363 32. Yoon, J. *et al.* Flammable carbon nanotube transistors on a nitrocellulose paper substrate for
364 transient electronics. *Nano Res.* **10**, 87–96 (2017).
- 365 33. Chung, J. W. *et al.* Flexible nano-hybrid inverter based on inkjet-printed organic and 2D
366 multilayer MoS₂ thin film transistor. *Org. Electron.* **15**, 3038–3042 (2014).
- 367 34. Chang, H. Y. *et al.* High-performance, highly bendable MoS₂ transistors with high-K
368 dielectrics for flexible low-power systems. *ACS Nano* **7**, 5446–5452 (2013).
- 369 35. Lee, G. H. *et al.* Flexible and transparent MoS₂ field-effect transistors on hexagonal boron
370 nitride-graphene heterostructures. *ACS Nano* **7**, 7931–7936 (2013).

- 371 36. Lee, I. *et al.* Ultrahigh Gauge Factor in Graphene/MoS₂ Heterojunction Field Effect
372 Transistor with Variable Schottky Barrier. *ACS Nano* **13**, 8392–8400 (2019).
- 373 37. Salvatore, G. A. *et al.* Fabrication and transfer of flexible few-layers MoS₂ thin film
374 transistors to any arbitrary substrate. *ACS Nano* **7**, 8809–8815 (2013).
- 375 38. Yoon, J. *et al.* Highly Flexible and Transparent Multilayer MoS₂ Transistors with Graphene
376 Electrodes. *Small* **9**, 3295–3300 (2013).
- 377 39. Lee, H. *et al.* Transfer of transition-metal dichalcogenide circuits onto arbitrary substrates for
378 flexible device applications. *Nanoscale* **11**, 22118–22124 (2019).
- 379 40. Kelly, A. G. *et al.* All-printed thin-film transistors from networks of liquid-exfoliated
380 nanosheets. *Science*. **356**, 69–73 (2017).
- 381 41. Sirota, B., Glavin, N. & Voevodin, A. A. Room temperature magnetron sputtering and laser
382 annealing of ultrathin MoS₂ for flexible transistors. *Vacuum* **160**, 133–138 (2019).
- 383 42. Tsai, W.-C. & Lin, I.-C. Development of a piezoelectric immunosensor for the detection of
384 alpha-fetoprotein. *Sensors Actuators B Chem.* **106**, 455–460 (2005).
- 385 43. Lin, Z. *et al.* Solution-processable 2D semiconductors for high-performance large-area
386 electronics. *Nature* **562**, 254–258 (2018).
- 387 44. Amani, M., Burke, R. A., Proie, R. M. & Dubey, M. Flexible integrated circuits and
388 multifunctional electronics based on single atomic layers of MoS₂ and graphene.
389 *Nanotechnology* **26**, (2015).
- 390 45. Chang, H. Y. *et al.* Large-Area Monolayer MoS₂ for Flexible Low-Power RF
391 Nanoelectronics in the GHz Regime. *Adv. Mater.* **28**, 1818–1823 (2016).
- 392 46. Das, T. *et al.* Highly Flexible Hybrid CMOS Inverter Based on Si Nanomembrane and
393 Molybdenum Disulfide. *Small* **12**, 5720–5727 (2016).
- 394 47. Jang, J. *et al.* Mechanoluminescent, Air-Dielectric MoS₂ Transistors as Active-Matrix
395 Pressure Sensors for Wide Detection Ranges from Footsteps to Cellular Motions. *Nano Lett.*
396 **20**, 66–74 (2020).
- 397 48. Petrone, N., Cui, X., Hone, J., Chari, T. & Shepard, K. Flexible 2D FETs using hBN
398 dielectrics. *Tech. Dig. - Int. Electron Devices Meet. IEDM*, 19.8.1-19.8.4 (2015).
- 399 49. Pu, J. *et al.* Highly flexible MoS₂ thin-film transistors with ion gel dielectrics. *Nano Lett.* **12**,
400 4013–4017 (2012).
- 401 50. Qu, Z., Tang, H., Ye, H., Fan, X. & Zhang, G. Electrical and optical characterization of
402 MoS₂ thin film transistors and the effect of strain on their performances. in *2019 20th*
403 *International Conference on Thermal, Mechanical and Multi-Physics Simulation and*
404 *Experiments in Microelectronics and Microsystems (EuroSimE)* 1–5 (IEEE, 2019).
- 405 51. Shinde, S. M. *et al.* Surface-Functionalization-Mediated Direct Transfer of Molybdenum
406 Disulfide for Large-Area Flexible Devices. *Adv. Funct. Mater.* **28**, 1–11 (2018).
- 407 52. Zhao, J. *et al.* Integrated Flexible and High-Quality Thin Film Transistors Based on
408 Monolayer MoS₂. *Adv. Electron. Mater.* **2**, 1500379 (2016).
- 409 53. Zhu, Y. *et al.* Monolayer Molybdenum Disulfide Transistors with Single-Atom-Thick Gates.
410 *Nano Lett.* **18**, 3807–3813 (2018).