

1 Supplementary Information

2 **High Density Integration of Stretchable Inorganic Thin Film Transistors**  
3 **with Excellent Performance and Reliability**

4

5 Himchan Oh<sup>1</sup>, Ji-Young Oh<sup>1</sup>, Chan Woo Park<sup>1</sup>, Jae-Eun Pi<sup>1</sup>, Jong-Heon Yang<sup>1</sup>, and Chi-Sun  
6 Hwang<sup>1\*</sup>

7



8 <sup>1</sup>ICT Creative Research Laboratory, Electronics & Telecommunications Research Institute  
9 (ETRI), Daejeon 34129, Republic of Korea

10

11 \*Corresponding author, E-mail address : [hwang-cs@etri.re.kr](mailto:hwang-cs@etri.re.kr)

12

**a** Conventional Approach : Transfer-printed transistors undergo nearly zero strain



13

14 **Supplementary Figure 1 | Conventional stretchable integrated electronics and their**

15 **limitation. a,** Combination of rigid functional islands and stretchable interconnects to build

16 stretchable electronic systems. Devices on the islands are nearly impervious to strain while

17 entire systems are elongated. **b,** Trade-off between stretchability and integration density in the


18 conventional approach. Many devices can be integrated for case A than B, because number of

19 islands (25) is higher than that of case B (16). On the other hand, case B can be stretched to

20 over 50 %, whereas case A can endure less than 25 % strain.


21

a Case **A** (10 x 10 = 100 islands matrix, -> 180 bridges)



**1) TFTs only on the islands**

$$\begin{aligned} \text{Device density} &= \text{Total \# of TFTs} / \text{Actual die size} \\ &= [(\# \text{ of islands}) * (\# \text{ TFTs on an island})] / \text{Actual die size} \\ &= [(\# \text{ of islands}) * (\text{Area of an island} / \text{Area of a unit TFT})] / \text{Actual die size} \\ &= [(100) * (115600/720)] / (4420)^2 \\ &= \mathbf{82183 \text{ TFTs} / \text{cm}^2} \end{aligned}$$




**2) TFTs on the islands and bridges**

$$\begin{aligned} \text{Device density} &= \text{Total \# of TFTs} / \text{Actual die size} \\ &= [(\# \text{ of islands}) * (\# \text{ TFTs on an island}) + (\# \text{ of bridges}) * (\# \text{ TFTs on a bridge})] / \text{Actual die size} \\ &= [(\# \text{ of islands}) * (\text{Area of an island} / \text{Area of a unit TFT}) + (\# \text{ of bridges}) * (\text{Area of a bridge} / \text{Area of a unit TFT})] / \text{Actual die size} \\ &= [(100) * (115600/720) + (180) * (15080/720)] / (4420)^2 \\ &= \mathbf{101480 \text{ TFTs} / \text{cm}^2} \end{aligned}$$

**23% More TFTs can be integrated by direct embedding of TFTs into serpentine bridges**

b Case **B** (10 x 10 = 100 islands matrix, -> 180 bridges)



**1) TFTs only on the islands**

$$\begin{aligned} \text{Device density} &= \text{Total \# of TFTs} / \text{Actual die size} \\ &= [(\# \text{ of islands}) * (\# \text{ TFTs on an island})] / \text{Actual die size} \\ &= [(\# \text{ of islands}) * (\text{Area of an island} / \text{Area of a unit TFT})] / \text{Actual die size} \\ &= [(100) * (115600/720)] / (7480)^2 \\ &= \mathbf{28696 \text{ TFTs} / \text{cm}^2} \end{aligned}$$

**2) TFTs on the islands and bridges**


$$\begin{aligned} \text{Device density} &= \text{Total \# of TFTs} / \text{Actual die size} \\ &= [(\# \text{ of islands}) * (\# \text{ TFTs on an island}) + (\# \text{ of bridges}) * (\# \text{ TFTs on a bridge})] / \text{Actual die size} \\ &= [(\# \text{ of islands}) * (\text{Area of an island} / \text{Area of a unit TFT}) + (\# \text{ of bridges}) * (\text{Area of a bridge} / \text{Area of a unit TFT})] / \text{Actual die size} \\ &= [(100) * (115600/720) + (180) * (60320/720)] / (7480)^2 \\ &= \mathbf{55648 \text{ TFTs} / \text{cm}^2} \end{aligned}$$

**93% More TFTs can be integrated by direct embedding of TFTs into serpentine bridges**



22

23 **Supplementary Figure 2 | Calculation of integrated density for combination of rigid**  
 24 **islands and serpentine bridges. a, Case A** (the length ratio between square island and bridge  
 25 is 3 to 1). **23% more TFTs can be integrated into serpentine bridges. b, Case B** (the length ratio  
 26 between square island and bridge is 3 to 4). **93% more TFTs can be integrated by using bridge**  
 27 **space without sacrificing stretchability. Refer to supplementary Fig. 3 and 4 for dimensions of**  
 28 **square island and serpentine bridge.**




29

30 **Supplementary Figure 3 | Geometric parameters for serpentine strings. a,** A sub-cell for

31 constructing the serpentine bridges. **b,** A string by connecting the sub-cells.

32



33

34 **Supplementary Figure 4 | Size comparison among the parts for stretchable electronics. a,**


35 **A unit TFT. b, Rigid functional island. c, Serpentine bridges with various lengths (Case A and**

36 **B). Area of serpentine string is about 39% of corresponding box area.**

Ref#	Channel	Mobility	Stretchability	Device density	Year of Publication
30	IGZO	12.83 cm <sup>2</sup> /Vs	5 %	204 TFT/cm <sup>2</sup>	2013
17	IGZO	11.3 cm <sup>2</sup> /Vs	<b>210 %</b>	400 TFT/cm <sup>2</sup>	2015
31	IGZO	2.07 cm <sup>2</sup> /Vs	20 %	Single TR	2015
32	IGZO	0.1 cm <sup>2</sup> /Vs	50 %	Single TR	2016
33	IGZO	13.7 cm <sup>2</sup> /Vs	5 %	<b>1092 TFT/cm<sup>2</sup></b>	2017
19	IGZO	1.2 cm <sup>2</sup> /Vs	20 %	36 TFT/cm <sup>2</sup>	2018
34	IGZO	1.2 cm <sup>2</sup> /Vs	30 %	4 TFT/cm <sup>2</sup>	2018
35	IGZO	14 cm <sup>2</sup> /Vs	70 %	56 TFT/cm <sup>2</sup>	2019
36	IZO	2.24 cm <sup>2</sup> /Vs	30 %	58 TFT/cm <sup>2</sup>	2019
37	IGZO	Not available, only in changes regarding to unstretched one.	60 %	124 TFT/cm <sup>2</sup>	2019
38	IGZO	13.1 cm <sup>2</sup> /Vs	30 %	135 TFT/cm <sup>2</sup>	2021
39	IGZO	<b>24.9 cm<sup>2</sup>/Vs</b>	30 %	<1 TFT/cm <sup>2</sup>	2022
-	<b>ITO</b>	<b>56.2 cm<sup>2</sup>/Vs</b>	<b>100 %</b>	<b>30000 TFT/cm<sup>2</sup></b>	<b>This work</b>

37

38 **Supplementary Table 1 | Studies on the stretchable oxide TFTs**



39


40 **Supplementary Figure 5 | Impact of O<sub>2</sub> flow rate during the deposition of ITO channel**

41 **layer on the device characteristics. a,** Transfer curves measured before thermal annealing. **b,**


42 Transfer characteristics after thermal annealing. With low O<sub>2</sub> flow rates (< 1.0 SCCM), the

43 carrier concentration is too high to be depleted by the gate bias.

44



45



46

47 **Supplementary Figure 6 | Impact of dopant penetration depth on the TFT characteristics**


48 **a**, Carrier density profiles with various penetration depths from 1 to  $3 \mu\text{m}$  for device simulation.

49 **b-d**, Simulated transfer characteristics of devices with different penetration depths (from 1 to

50  $3 \mu\text{m}$ ).

51







52

53 **Supplementary Figure 7 | Impact of space between top gate and SD on device**  
 54 **characteristics.** **a,** Schematics of devices with different widths of gap. **b,** Transfer  
 55 characteristics of the devices with various gap size. **c,** Field effect mobilities extracted from b.

(a)



(b)




Overlap	7um	2um	0um
Field-effect mobility (cm <sup>2</sup> /Vs)	57.6	47.2	45.9
Drain current @ V <sub>GS</sub> =10V (A)	2.9*10 <sup>-4</sup>	2.4*10 <sup>-4</sup>	2.3*10 <sup>-4</sup>

56

57 **Supplementary Figure 8 | Impact of overlap between bottom gate and SD on the device**

58 **characteristics. a, Schematics indicating overlapped regions. b, Transfer curves and extracted**


59 **mobility values from them.**



60

61 **Supplementary Figure 9 | Layout of a unit TFT with dimensions. a, Bottom gate b, Active**

62 **layer c, Contact hole. d Top gate with SD pad.**




63


64 **Supplementary Figure 10 | Arrayed 25 unit TFTs on serpentine bridges. a, A unit TFT. b,**

65 Serpentine string with 25 unit TFTs. c, Optical microscopic image of actual TFTs and



66 serpentine metal lines.



(b) Without top PI



(c) With top PI




67

68 **Supplementary Figure 11 | Finite element analyses (FEA) on the deformations of TFT-**

69 **embedded serpentine string. a,** A 3D Model and meshing of it for calculations. **b,** A model of

70 serpentine string without top PI. **c,** A model with top PI. **d,** Maximum Von Mises stress on the


71 stretched devices with and without top PI.





72

73 **Supplementary Figure 12 | Cyclic stretching test.** **a**, Experimental set-up with sample stage  
 74 and PC to control the movement of stage. **b**, Wires connected to probe tips in the dark box. **c**,  
 75 Sample at 0 % strain with wire connected to measurement pads. **d**, Long wires connecting  
 76 sample pads to probe tips. **e**, Sample at 100 % strain. **f**, real-time measurement of TFT  
 77 characteristic during the stretching test.

(a) A rod with a radius of 3.12mm + 0.7mm (thickness of elastomer)




(b) A rod with a radius of 0.85mm + 0.7mm (thickness of elastomer)



78

79 **Supplementary Figure 13 | Bending test.** **a**, A rod with a radius of 3.12mm and sample bended  
80 along with it. **b**, A rod with a radius of 0.85mm and sample folded along with it. **c**, Transfer  
81 curves at different bending radii (Thickness of elastomer (0.7mm) is added to the radius of each  
82 rod).



83

84 **Supplementary Figure 14 | Transfer of fabricated device to elastomer. a**, Fabricated devices  
 85 on the glass wafer. **b**, Lamination of pick-up film on the device. **c**, Detachment of PI from the  
 86 glass by laser lift-off technique. **d**, Transferred devices on the pick-up film. **e**, Casting of  
 87 elastomer on the devices. **f**, Delamination of the pick-up film.

88