Skip to main content
Springer Nature - PMC COVID-19 Collection logoLink to Springer Nature - PMC COVID-19 Collection
. 2020 Jan 7;12038:235–247. doi: 10.1007/978-3-030-40608-0_16

On the Size of Depth-Two Threshold Circuits for the Inner Product Mod 2 Function

Kazuyuki Amano 5,
Editors: Alberto Leporati8, Carlos Martín-Vide9, Dana Shapira10, Claudio Zandron11
PMCID: PMC7206633

Abstract

In this paper, we study the size of depth-two threshold circuits computing the inner product mod 2 function Inline graphic (mod 2). First, we reveal that Inline graphic can be computed by a depth-two threshold circuit of size significantly smaller than a folklore construction of size Inline graphic. Namely, we give a construction of such a circuit (denoted by Inline graphic circuit) of size Inline graphic. We also give an upper bound of Inline graphic for the case that the weights of the top threshold gate are polynomially bounded (denoted by Inline graphic circuit). Second, we give new lower bounds on the size of depth-two circuits of some special form; the top gate is an unbounded weight threshold gate and the bottom gates are symmetric gates (denoted by Inline graphic circuit). We show that any such circuit computing Inline graphic has size Inline graphic for every constant Inline graphic. This improves the previous bound of Inline graphic based on the sign-rank method due to Forster et al. [JCSS ’02, FSTTCS ’01]. Our technique has a unique feature that the lower bound is obtained by giving an explicit feasible solution to (the dual of) a certain linear programming problem. In fact, the problem itself was presented by the author over a decade ago [MFCS ’05], and finding a good solution is an actual contribution of this work.

Keywords: Circuit complexity, Threshold circuits, Linear programming, Upper bounds, Lower bounds

Introduction

The problem of proving strong lower bounds on the size (i.e., the number of gates) of depth-two threshold circuits computing an explicit Boolean function is a big challenge in complexity theory. Currently, we cannot refute that every function in the class NEXP (non-deterministic exponential time) can be computed by a polynomial-size depth-two circuit consisting of threshold gates with unbounded weights (denoted by Inline graphic circuit). There is a long line of research aiming for understanding the computational power and the limitation of depth-two threshold circuits (e.g, [5, 9, 10, 13, 14] or see an excellent book [12, Chapter 11.10]). The strongest known lower bound on the size of Inline graphic circuits for a function in NP is Inline graphic due to Kane and Williams [13].

In this paper, we focus on the size complexity of depth-two threshold circuits for the inner product mod 2 function:

graphic file with name M16.gif

The inner product mod 2 function Inline graphic has been widely studied in the context of depth-two threshold circuits (e.g., [7, 10, 13]).

It is a long standing open question whether Inline graphic has a polynomial size depth-two threshold circuit with unbounded weights threshold gates in both layers. If we restrict the weights of threshold gates in one of two layers to be polynomial, then strong lower bounds are known. Let Inline graphic denote the class of threshold functions whose weights are bounded to be Inline graphic. Hajnal et al. [10] proved that every Inline graphic circuit computing Inline graphic has size Inline graphic using the discriminator method. An exponential lower bound were also shown by Nisan [16] using a communication complexity argument. Forster et al. [7, 8] proved that every Inline graphic circuit computing Inline graphic has size Inline graphic by lowerbounding the sign-rank of the communication matrix of Inline graphic.

Note that Inline graphic has an O(n) size threshold circuit of depth-three; in the first layer, we use n gates to compute Inline graphic for each i, and then in the second and third layer, we use O(n) gates to compute the parity of the outputs of them. If the gates at the bottom layer are restricted to be And, Exclusive-or or Symmetric gates, stronger lower bounds for Inline graphic are known (see Table 1). Remark that, in recent years, several results providing the separation between depth-two and depth-three threshold circuits were given for real-valued functions (e.g., [6, 18]). However, to the best of our knowledge, the arguments used in these works can not directly be applied for Boolean functions.

Table 1.

Known upper and lower bounds on the size of depth-two circuits using threshold gates that computes Inline graphic. Entries marked with (*) are shown in this paper. Unmarked results are folklore.

Circuit type Lower bound Upper bound
 Inline graphic Inline graphic [3] Inline graphic
 Inline graphic Inline graphic [4] Inline graphic [2, 19]
 Inline graphic Inline graphic (*) Inline graphic
 Inline graphic Inline graphic [7, 8] Inline graphic
 Inline graphic Inline graphic [17] Inline graphic (*)
 Inline graphic Inline graphic [10] Inline graphic (*)

Our Contributions

The contribution of this work is twofold.

First, we consider upper bounds on the size of depth-two threshold circuits for Inline graphic. Although we know that lower bounds are more preferable, we pursuit upper bounds because we think that the lack of knowledge on good upper bounds for the problem is one of the reasons why we could not obtain a good lower bound.

It is folklore that Inline graphic can be computed by a Inline graphic circuit (hence also by a Inline graphic circuit) of size Inline graphic by applying the inclusion-exclusion formula. Namely,

graphic file with name M55.gif

To the best of our knowledge, no asymptotically better bound has not been published. Note that Inline graphic has 2n input variables and the construction via the DNF representation of Inline graphic needs Inline graphic gates.

In this work, we show that Inline graphic has a depth-two threshold circuit of size significantly smaller than Inline graphic. Namely, we give an explicit construction of a Inline graphic circuit of size Inline graphic as well as a Inline graphic circuit of size Inline graphic computing Inline graphic.

The second contribution of this work is to give a new lower bound on the size of depth-two threshold circuits with some special restriction on the bottom gates. A symmetric gate is a gate that takes Boolean inputs whose output is depending only on the number of one’s in inputs. Let Inline graphic denote depth-two circuits consisting of a threshold gate with unbounded weights at the top and symmetric gates at the bottom.

In [7], Forster established a breakthrough result that the sign-rank of the Inline graphic Hadamard matrix is Inline graphic. Here the sign-rank of a matrix Inline graphic with nonzero entries is the least rank of a matrix Inline graphic with Inline graphic for all i and j. By combining this result and a simple fact that the communication matrix of any symmetric function has rank at most Inline graphic, Forster et al. [8] established an Inline graphic lower bound on the size of Inline graphic circuits for Inline graphic.

In this paper, we improve their bound to Inline graphic. Although the improvement is somewhat limited, our method has a unique feature; the lower bound is obtained by giving an explicit feasible solution to a certain linear programming problem.

Over a decade ago, building on the work of Basu et al. [3], the author developed an LP-based method to obtain a lower bound on the size of Inline graphic circuits for Inline graphic [1]. In [1], we showed that the problem of obtaining a lower bound on the size of such circuits can be reduced to the problem of solving a certain linear programming problem. Then we solved an obtained linear programming problem over Inline graphic variables using an LP solver to establish a lower bound of Inline graphic on the size of Inline graphic circuits for Inline graphic. However, the problem of determining a highest lower bound that can be obtained by our LP-based method was left as an open problem in [1].

In this work, we show that this limit is in fact Inline graphic, surpassing the Inline graphic bounds obtained by the sign-rank method. We achieve this by giving an explicit feasible solution to the dual of the linear programming problem presented in [1] and estimating the value of the objective function. Showing this is an actual contribution of the second part of this work.

The rest of the paper is organized as follows. In Sect. 2, we introduce some notations. In Sect. 3, we give new upper bounds on the size of depth-two threshold circuits for Inline graphic. Then in Sect. 4, we review an LP-based lower bounds method presented in our previous work [1], and establish a new lower bound on the size of Inline graphic circuits for Inline graphic.

Preliminaries

For an integer Inline graphic, [n] denotes the set Inline graphic. The inner product mod 2 function Inline graphic is a Boolean function over 2n variables defined by

graphic file with name M91.gif

For a Boolean predicate P, let Inline graphic denote the Iverson bracket function defined as Inline graphic if P is true and Inline graphic if P is false.

Let Inline graphic be Boolean variables. A linear threshold function is a Boolean function of the form

graphic file with name M96.gif

for some Inline graphic. Similarly, an exact threshold function is a Boolean function of the form

graphic file with name M98.gif

We call Inline graphic the weights and t the threshold. It is well known that, without loss of generality, we can assume that the weights and the threshold are integers of absolute value Inline graphic [15]. Hence, hereafter, we assume that the weights and the threshold are all integers. A gate that computes a linear threshold function is called a threshold gate. The class of all linear threshold functions (exact threshold functions, respectively) is denoted by Inline graphic (Inline graphic, respectively).

As usual, a depth-two circuit such that the top gate computes a function in Inline graphic, and every bottom gate computes a function in Inline graphic is called a Inline graphic circuit. For example, a Inline graphic circuit is a depth-two circuit with threshold gates of unbounded weights in both layers. The size of a depth-two circuit is defined to be the number of gates in the bottom layer. The size complexity of a Boolean function f for Inline graphic circuits is the minimum size of a Inline graphic circuit computing f.

A majority gate is a gate computing a linear threshold function with additional restriction that Inline graphic for all i. Here the threshold t can be an arbitrary value, i.e., is not restricted to be the half of the number of input variables. The class of functions computed by a majority gate is denoted by Inline graphic. In our definition, a majority gate is allowed to read a variable multiple times. For example, we can say that the function

graphic file with name M111.gif

is computed by a majority gate of fan-in Inline graphic. Remark that a majority gate is often defined as a gate that computes a linear threshold function with polynomially bounded weights. If we adapt this definition of majority gates, the size complexity may be reduced by at most a polynomial factor. However, such a difference will not affect all the results described in this paper.

A function Inline graphic is called symmetric if the value of f depends only on the number of ones in the input. A gate that computes a symmetric function is called a symmetric gate and the class of all symmetric functions is denoted by Inline graphic. Note that a symmetric gate is usually defined as a Boolean gate, i.e., it outputs a binary value. In this paper, we extend the domain from Inline graphic to Inline graphic. By this extension, the set of symmetric functions turns out to be closed under linear combinations. This property is useful when we view a threshold-of-symmetric circuit as (the sign of) a real polynomial (see Sect. 4.1). Note also that a symmetric gate can simulate all of AND, OR, the modulo gate. It can also simulate a restrict version of the majority gate where the gate reads each variable at most once and all the weights are restricted to be 1.

Upper Bounds

In this section, we give upper bounds on the size of depth-two threshold circuits for Inline graphic, which is significantly smaller than a folklore bound of Inline graphic.

We begin with two simple lemmas about exact threshold functions. Both lemmas were appeared in [11].

Lemma 1

[11]. Suppose that a Boolean function f can be computed by a Inline graphic circuit of size s. Then, f can be computed by a Inline graphic circuit of size at most 2s. The same relationship holds for Inline graphic and Inline graphic circuits.

Lemma 2

[11]. The AND of an arbitrary number of exact threshold functions is also an exact threshold function. In other words, the class of exact threshold functions is closed under the AND operation.

Before stating our upper bounds, we describe an idea of our construction. Consider the function Inline graphic. Define two exact threshold functions Inline graphic and Inline graphic as follows.

graphic file with name M126.gif

It is easy to verify that

graphic file with name M127.gif

where sgn(v) is defined to be 0 if Inline graphic and is 1 if Inline graphic.

Then, when n is even, Inline graphic is given by

graphic file with name M131.gif 1

By expanding the product in Eq. (1), we can obtain a polynomial of Inline graphic terms in which each term is an AND of exact threshold functions. By Lemma 2, we can express each term by a single Inline graphic gate. Therefore, we have a Inline graphic circuit of size Inline graphic for Inline graphic, and also have a Inline graphic circuit of the same order by Lemma 1.

It is natural to expect that we can obtain a better bound by considering Inline graphic for Inline graphic as a base case. These ideas can be summarized as the following theorem.

Theorem 3

Let k be a positive integer. We write Inline graphic and Inline graphic. Suppose that Inline graphic can be represented by the sign of the linear combination of Inline graphic exact threshold functions where all weights are integers, i.e.,

graphic file with name M144.gif

where Inline graphic and Inline graphic for Inline graphic. Then,

  1. The size complexity of Inline graphic for Inline graphic circuits as well as Inline graphic circuits is Inline graphic,

  2. The size complexity of Inline graphic for Inline graphic circuits is Inline graphic.

Proof (Sketch). First, observe that Inline graphic is just a PARITY of n/k copies of Inline graphic. Replace each Inline graphic with a constructed Inline graphic-gate Inline graphic circuit. The PARITY of n/k Inline graphic of Inline graphic Inline graphics can be written as the sign of the product of n/k sums of Inline graphic Inline graphics. Applying distributivity to the product of sums, we get a sum of Inline graphic products of Inline graphics. But the product of a bunch of Inline graphics can be written as one Inline graphic, so we get a Inline graphic of Inline graphic Inline graphics, completing the proof of Statement 1 of the theorem. The proof for Statement 2 is similar.    Inline graphic

With the aid of computers, we found a formula of length 8 for Inline graphic as well as a formula of total weight 13 for Inline graphic that lead us to the following theorems.

Theorem 4

The size complexity of Inline graphic for Inline graphic circuits (and also for Inline graphic circuits) is Inline graphic.

Theorem 5

The size complexity of Inline graphic for Inline graphic circuits is Inline graphic.

Proof of Theorem 4. Let Inline graphic denote the input variables for Inline graphic. For Inline graphic, we write Inline graphic. We introduce the following seven exact threshold functions and write them as Inline graphic.

graphic file with name M187.gif

It is elementary to verify that

graphic file with name M188.gif

This gives a desired bound by Theorem 3.    Inline graphic

Proof of Theorem 5. Let Inline graphic denote the input variables for Inline graphic. For Inline graphic, we write Inline graphic. We introduce the following twelve exact threshold functions and write them as Inline graphic.

graphic file with name M195.gif

It is elementary to verify that

graphic file with name M196.gif

This gives a desired bound by Theorem 3.    Inline graphic

It is plausible that our bounds can further be improved by considering Inline graphic for Inline graphic as a base case. We remark that, for the case of Inline graphic circuits, the following argument says that there is a barrier at Inline graphic: The proof of Theorem 5 actually gives a construction of Inline graphic circuits for Inline graphic. By applying the “discriminator lemma" developed in [10] carefully, we can prove an Inline graphic lower bound on the size complexity of Inline graphic for Inline graphic circuits. Currently, we do not know such a barrier for Inline graphic circuits.

Lower Bounds for Inline graphic Circuits

In this section, we show Inline graphic lower bounds on the size of depth-two circuits for Inline graphic where the top gate is a threshold gate and the bottom gates are symmetric gates. In Sect. 4.1, we review our LP-based method presented in our previous work [1], and then we establish the lower bound in Sect. 4.2.

Throughout this section, we label the input variables of Inline graphic as Inline graphic and define Inline graphic (mod 2). This indexing is different from the one used in the previous section, but will be convenient for a later discussion.

LP-Based Method for Lower Bounds on Circuit Size

As defined before, we call a depth-two circuit with unbounded weights threshold gate at the top and symmetric gates at the bottom as a Inline graphic circuit. For a Boolean function f, the size complexity of Inline graphic for Inline graphic circuits is simply denoted by s(f). Throughout of this section, we treat a Inline graphic circuit as the sign of a real polynomial.

Definition 6

We say that a real polynomial Inline graphic sign represents a Boolean function f on n variables if, for every Inline graphic,

graphic file with name M220.gif

   Inline graphic

We consider a polynomial Inline graphic

graphic file with name M223.gif 2

where Inline graphic and Inline graphic is a symmetric function over the set of variables S. The support of P is defined by Inline graphic. Obviously, s(f) is equal to the minimum size of the support of a polynomial P of the form (2) that sign represents f.

A point of our method is to define the parameter Inline graphic, which gives a lower bound on s(f), by introducing a certain linear programming problem.

Recall that the input variables of Inline graphic is Inline graphic.

Let Inline graphic. For Inline graphic, the parameter Inline graphic is defined inductively (on k) such that Inline graphic is the minimum value of the objective function of the following linear programming problem. Let Inline graphic be the first 2k variables of X. The program has Inline graphic real-valued variables Inline graphic and Inline graphic constraints.

graphic file with name M238.gif 3

The key observation is the following.

Fact 7

([1]). Suppose that Inline graphic. Let Inline graphic and Inline graphic be real numbers such that Inline graphic and Inline graphic for every n. Let Inline graphic be the minimum value of the objective function of the LP problem (3). Then Inline graphic

The following corollary is immediate from Fact 7.

Corollary 8

([1]). For every Inline graphic, Inline graphic.    Inline graphic

In the following, we give a sketch of the proof of Fact 7 for completeness.

Let Inline graphic be a real function and Inline graphic be a partial assignment to X. Let Inline graphic denote the set of variables that assigned a constant by Inline graphic, i.e., Inline graphic. The restriction of f by Inline graphic, denoted by Inline graphic, is the function obtained by setting Inline graphic to Inline graphic if Inline graphic and leaving Inline graphic as a variable otherwise.

The restriction of a polynomial P of the form (2), denoted by Inline graphic, is defined similarly. First, replace each Inline graphic in P by Inline graphic, which is a symmetric function over the set of variables Inline graphic. Then, if there are two (or more) functions Inline graphic and Inline graphic such that Inline graphic, then they are merged into a single symmetric function. This is possible by the fact that the linear combination of two (or more) symmetric functions over the same set of variables is also a symmetric function.

For a polynomial P of the form (2), we decompose P into Inline graphic’s for Inline graphic in such a way that

graphic file with name 492458_1_En_16_Equ34_HTML.gif

Let Inline graphic be the number of terms in Inline graphic. Note that

graphic file with name M271.gif

and

graphic file with name M272.gif

We use the following fact that is easy to verify but useful.

Fact 9

([1]). Let Inline graphic and Inline graphic be two partial assignments such that Inline graphic. Then, Inline graphic implies Inline graphic.    Inline graphic

Proof of Fact 7 (sketch). Suppose that a polynomial P of the form (2) sign-represents Inline graphic. In what follows, we consider two types of pairs of partial assignments.

  Inline graphic Choose Inline graphic and then choose Inline graphic. The unchosen variable in Inline graphic is denoted by v. Let Inline graphic and Inline graphic be two partial assignments such that Inline graphic, Inline graphic and Inline graphic.

A key observation is that for every such pair of partial assignments Inline graphic, we have Inline graphic and Inline graphic. This implies that the polynomial Inline graphic sign represents Inline graphic. Fact 9 says that Inline graphic is vanished if Inline graphic. Hence, we have

graphic file with name M294.gif 4

where the last inequality follows from the assumption in the statement of Fact 7. Let Inline graphic for Inline graphic. By dividing both side of (4) by Inline graphic, we have

graphic file with name M298.gif

which is the first constraint in the LP problem (3).

We also consider another type of partial assignments.

  Inline graphic Choose Inline graphic such that Inline graphic, and then choose Inline graphic and Inline graphic. Let Inline graphic and Inline graphic be the unchosen variables in Inline graphic and Inline graphic, respectively. Let Inline graphic and Inline graphic be two partial assignments such that Inline graphic, Inline graphic and Inline graphic.

Similar to the case of Type 1, we have Inline graphic and Inline graphic, and hence Inline graphic sign represents Inline graphic. In addition, Inline graphic is vanished if Inline graphic is zero or two. Hence, we have

graphic file with name M318.gif 5

where the last inequality follows from the assumption of the statement in Fact 7. This inequality is equivalent to

graphic file with name M319.gif

which is the second constraint in the LP problem (3).

If P is an optimal polynomial for Inline graphic, then

graphic file with name M321.gif

which is equivalent to

graphic file with name M322.gif

Therefore, the minimum value Inline graphic of the objective function of the LP program (3) satisfies Inline graphic. This completes the proof of Fact 7.    Inline graphic

The LP problem (3) can easily be generated and solved by using a computer when k is small. In our previous work [1], we have succeeded to solve these problems by an LP solver for Inline graphic (see Table 2). During this work, we could extend the table up to Inline graphic. The best lower bound obtained in this way is Inline graphic, but still weaker than a bound of Inline graphic due to Forster et al. [7, 8].

Table 2.

The values of Inline graphic and Inline graphic for Inline graphic. The numbers shown in the table are truncated (not rounded) at the third or fourth decimal places.

n 2 3 4 5 6 7 8 9 10
Inline graphic 1.5 2 2.833 4.027 5.750 8.254 11.970 17.335 25.207
Inline graphic 1.2247 1.2599 1.2974 1.3213 1.3384 1.3519 1.3638 1.3729 1.3808

Obviously, the best possible lower bound that could be obtained by our approach is Inline graphic where Inline graphic. However, finding the value of Inline graphic was left as an open problem in [1].

New Lower Bounds on Inline graphic Circuits

In this section, we show that Inline graphic establishing a new lower bound on the size complexity of Inline graphic for Inline graphic circuits.

Theorem 10

For every Inline graphic,

graphic file with name M343.gif

Hence, Inline graphic for every Inline graphic.

Although we only prove the lower bound, we strongly believe that our bound on Inline graphic is tight, i.e., Inline graphic. Note that Inline graphic by the construction described in Introduction and the fact that AND is contained in SYM. To the best of our knowledge, this is the best known upper bound on Inline graphic1.

Proof of Theorem 10. The proof is done by giving a feasible solution to the dual of the LP problem (3), and then estimating the value of the objective function.

We define Inline graphic to be

graphic file with name M351.gif

For Inline graphic Inline graphic and Inline graphic, let Inline graphic denote the v’s bit of Inline graphic.

The dual of (3) is given by

graphic file with name M357.gif 6

The LP duality theorem guarantees that the maximum value of the objective function in this dual program (6) equals to Inline graphic. Since LP (6) is a maximization problem, any feasible solution gives a lower bound on Inline graphic.

Here we present a feasible solution to LP (6) that will be analyzed in the proof. Define

graphic file with name M360.gif

as follows: For Inline graphic, let Inline graphic if v is odd and Inline graphic if v is even. For Inline graphic, let Inline graphic if both of u and v are odd and Inline graphic otherwise. Note that we inspired this solution through actually solving LP (6) using an LP solver.

In order to show the feasibility of Inline graphic, it is enough to verify that the first constraint in LP (6) is satisfied. For Inline graphic, let

graphic file with name M369.gif

Then, for Inline graphic, the first constraint in LP (6) can be written as

graphic file with name M371.gif

This can easily be verified by observing that the LHS of this equation is equal to Inline graphic, completing the proof of the feasibility of Inline graphic.

We proceed to the estimation of the value of the objective function.

The proof is by the induction on k. For Inline graphic, we can verify the theorem by a direct calculation (see Table 2). Suppose that Inline graphic. By the definition of Inline graphic and the inductive assumption, we have

graphic file with name M377.gif 7

By an elementary but somewhat lengthy calculation, we can show that

graphic file with name M378.gif

as desired. The detailed calculations are omitted due to the page restriction and will appear in the full version of the paper.   Inline graphic

Acknowledgement

The author would like to thank anonymous referees for their helpful comments and suggestions. This work is supported in part by JSPS Kakenhi 18K11152 and 18H04090.

Footnotes

1

Actually, this is true only in an asymptotic sense. For example, an exhaustive computation shows Inline graphic, Inline graphic, Inline graphic and Inline graphic.

Contributor Information

Alberto Leporati, Email: alberto.leporati@unimib.it.

Carlos Martín-Vide, Email: carlos.martin@urv.cat.

Dana Shapira, Email: shapird@g.ariel.ac.il.

Claudio Zandron, Email: zandron@disco.unimib.it.

Kazuyuki Amano, Email: amano@gunma-u.ac.jp.

References

  • 1.Amano K, Maruoka A. On the complexity of depth-2 circuits with threshold gates. In: Jȩdrzejowicz J, Szepietowski A, editors. Mathematical Foundations of Computer Science 2005; Heidelberg: Springer; 2005. pp. 107–118. [Google Scholar]
  • 2.Amano K, Tate S. On XOR lemmas for the weight of polynomial threshold functions. Inf. Comput. 2019;269:104439. doi: 10.1016/j.ic.2019.104439. [DOI] [Google Scholar]
  • 3.Basu S, Bhatnagar N, Gopalan P, Lipton R. Polynomials that sign represent parity and descartes’ rule of signs. Comput. Complex. 2008;17(3):377–406. doi: 10.1007/s00037-008-0244-2. [DOI] [Google Scholar]
  • 4.Bruck J. Harmonic analysis of polynomial threshold functions. SIAM J. Discrete Math. 1990;3(2):168–177. doi: 10.1137/0403015. [DOI] [Google Scholar]
  • 5.Chattopadhyay, A., Mande, N.: A short list of equalities induces large sign rank. In: Proceedings of FOCS 2018, pp. 47–58 (2018)
  • 6.Eldan, R., Shamir, O.: The power of depth for feedforward neural networks. In: Proceedings of COLT 2016, pp. 907–940 (2016)
  • 7.Forster J. A linear lower bound on the unbounded error probabilistic communication complexity. J. Comput. Syst. Sci. 2002;65(4):612–625. doi: 10.1016/S0022-0000(02)00019-3. [DOI] [Google Scholar]
  • 8.Forster J, Krause M, Lokam SV, Mubarakzjanov R, Schmitt N, Simon HU. Relations between communication complexity, linear arrangements, and computational complexity. In: Hariharan R, Vinay V, Mukund M, editors. FST TCS 2001: Foundations of Software Technology and Theoretical Computer Science; Heidelberg: Springer; 2001. pp. 171–182. [Google Scholar]
  • 9.Goldmann M, Håstad J, Razborov A. Majority gates vs. general weighted threshold gates. Comput. Complex. 1992;2:277–300. doi: 10.1007/BF01200426. [DOI] [Google Scholar]
  • 10.Hajnal A, Maass W, Pudlák P, Szegedy M, Turán G. Threshold circuits of bounded depth. J. Comput. Syst. Sci. 1993;46(2):129–154. doi: 10.1016/0022-0000(93)90001-D. [DOI] [Google Scholar]
  • 11.Hansen, K., Podolskii, V.: Exact threshold circuits. In: Proceedings of CCC 2010, pp. 270–279 (2010)
  • 12.Jukna S. Boolean Function Complexity, Advances and Frontiers. Heidelberg: Springer; 2012. [Google Scholar]
  • 13.Kane, D., Williams, R.: Super-linear gate and super-quadratic wire lower bounds for depth-two and depth-three threshold circuits. In: Proceedings of STOC 2016, pp. 633–643 (2016)
  • 14.Krause M, Pudlák P. On the computational power of depth-2 circuits with threshold and modulo gates. Theor. Comput. Sci. 1997;174(1–2):137–156. doi: 10.1016/S0304-3975(96)00019-9. [DOI] [Google Scholar]
  • 15.Muroga S. Threshold Logic and Its Applications. Hoboken: Wiley; 1971. [Google Scholar]
  • 16.Nisan, N.: The communication complexity of threshold gates. In: Proceedings of “Combinatorics, Paul Erdős is Eighty", pp. 301–315 (1994)
  • 17.Roychowdhury V, Orlitsky A, Siu KY. Lower bounds on threshold and related circuits via communication complexity. IEEE Trans. Inf. Theory. 1994;40(2):467–474. doi: 10.1109/18.312169. [DOI] [Google Scholar]
  • 18.Safran, I., Eldan, R., Shamir, O.: Depth separations in neural networks: what is actually being separated?. In: Proceedings of COLT 2019, pp. 2664–2666 (2019). (full version at Arxiv:1904.06984)
  • 19.Sezener C, Oztop E. Minimal sign representation of boolean functions: algorithms and exact results for low dimensions. Neural Comput. 2015;27(8):1796–1823. doi: 10.1162/NECO_a_00750. [DOI] [PubMed] [Google Scholar]

Articles from Language and Automata Theory and Applications are provided here courtesy of Nature Publishing Group

RESOURCES