The content is available as a PDF (199.9 KB).
Acknowledgements
The author would like to thank Dr. WC Chien and other colleagues from IBM T.J. Waston Research Center and Macronix International, Emerging Central Lab, for their feedback to this work, and also thank Dr. M. BrightSky, Dr. H -L Lung for management support from IBM-Macronix phase change memory joint project. The author would especially thank Dr. V. Narayanan for management support.
References
- 1.Breitwisch M, Nirschl T, Chen C F, et al. Novel lithography-independent pore phase change memory. In: Proceedings of IEEE Symposium on VLSI Technology, Kyoto, 2007. 100–101
- 2.Ma T P, Gong N. Retention and endurance of FeFET memory cells. In: Proceedings of the 11th International Memory Workshop (IMW), Monterey, 2019. 1–4
- 3.Gong N, Idé T, Kim S, et al. Signal and noise extraction from analog memory elements for neuromorphic computing. Nat Commun. 2018;9:2102. doi: 10.1038/s41467-018-04485-1. [DOI] [PMC free article] [PubMed] [Google Scholar]
- 4.Chien W C, Ho Y H, Cheng H Y, et al. A novel self-converging write scheme for 2-bits/cell phase change memory for storage class memory (SCM) application. In: Proceedings of Symposium on VLSI Technology (VLSI Technology), Kyoto, 2015. 100–101
- 5.Lung H L. Self-Aligned, Programmable Phase Change Memory. US Patent, 6 579 760, 2003-06-17
- 6.Cheng H Y, Chien W C, Kuo I T, et al. Ultra-high endurance and low IOFF selector based on AsSeGe chalcogenides for wide memory window 3D stackable crosspoint memory. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), San Francisco, 2018
- 7.Yeh C W, Chien W C, Bruce R L, et al. High endurance self-heating OTS-PCM pillar cell for 3D stackable memory. In: Proceedings of IEEE Symposium on VLSI Technology, Honolulu, 2018. 205–206
- 8.Cheng H Y, Carta F, Chien W C, et al. 3D cross-point phase-change memory for storage-class memory. J Phys D-Appl Phys. 2019;52:473002. doi: 10.1088/1361-6463/ab39a0. [DOI] [Google Scholar]
- 9.Kau D, Tang S, Karpov I V, et al. A stackable cross point phase change memory. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), Baltimore, 2009
- 10.Kim T, Choi H, Kim M, et al. High-performance, cost-effective 2z nm two-deck cross-point memory integrated by self-align scheme for 128 Gb SCM. In: Proceedings of IEEE International Electron Devices Meeting (IEDM), San Francisco, 2018
- 11.Chien W C, Ho H Y, Yeh C W, et al. Comprehensive scaling study on 3D cross-point PCM toward 1Z nm Node for SCM Applications. In: Proceedings of Symposium on VLSI Technology, Kyoto, 2019. 60–61
- 12.Gong N, Chien W C, Chou Y C, et al. A no-verification multi-level-cell (MLC) operation in cross-point OTS-PCM: IBM/macronix phase change memory joint project. In: Proceedings of IEEE Symposium on VLSI Technology, Honolulu, 2020
- 13.Cheng H Y, Kuo I T, Chien W C, et al. Si incorporation into AsSeGe chalcogenides for high thermal stability, high endurance and extremely low vth drift 3D stackable cross-point memory: IBM/macronix PCRAM joint project. In: Proceedings of IEEE Symposium on VLSI Technology, Honolulu, 2020